Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MBM29LV200BC-90PFTR Datasheet(PDF) 10 Page - Fujitsu Component Limited.

Part # MBM29LV200BC-90PFTR
Description  2M (256K X 8/128K X 16) BIT
Download  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FUJITSU [Fujitsu Component Limited.]
Direct Link  http://edevice.fujitsu.com/fmd/en/index.html
Logo FUJITSU - Fujitsu Component Limited.

MBM29LV200BC-90PFTR Datasheet(HTML) 10 Page - Fujitsu Component Limited.

Back Button MBM29LV200BC-90PFTR Datasheet HTML 6Page - Fujitsu Component Limited. MBM29LV200BC-90PFTR Datasheet HTML 7Page - Fujitsu Component Limited. MBM29LV200BC-90PFTR Datasheet HTML 8Page - Fujitsu Component Limited. MBM29LV200BC-90PFTR Datasheet HTML 9Page - Fujitsu Component Limited. MBM29LV200BC-90PFTR Datasheet HTML 10Page - Fujitsu Component Limited. MBM29LV200BC-90PFTR Datasheet HTML 11Page - Fujitsu Component Limited. MBM29LV200BC-90PFTR Datasheet HTML 12Page - Fujitsu Component Limited. MBM29LV200BC-90PFTR Datasheet HTML 13Page - Fujitsu Component Limited. MBM29LV200BC-90PFTR Datasheet HTML 14Page - Fujitsu Component Limited. Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 54 page
background image
MBM29LV200TC-70/-90/-12/MBM29LV200BC-70/-90/-12
10
s FUNCTIONAL DESCRIPTION
Read Mode
The MBM29LV200TC/BC have two control functions which must be satisfied in order to obtain data at the outputs.
CE is the power control and should be used for a device selection. OE is the output control and should be used
to gate data to the output pins if a device is selected.
Address access time (tACC) is equal to the delay from stable addresses to valid output data. The chip enable
access time (tCE) is the delay from stable addresses and stable CE to valid data at the output pins. The output
enable access time is the delay from the falling edge of OE to valid data at the output pins. (Assuming the
addresses have been stable for at least tACC-tOE time.) When reading out a data without changing addresses after
power-up, it is necessary to input hardware reset or change CE pin from “H” or “L”
Standby Mode
There are two ways to implement the standby mode on the MBM29LV200TC/BC devices, one using both the
CE and RESET pins; the other via the RESET pin only.
When using both pins, a CMOS standby mode is achieved with CE and RESET inputs both held at VCC ± 0.3 V.
Under this condition the current consumed is less than 5
µA. The device can be read with standard access time
(tCE) from either of these standby modes. During Embedded Algorithm operation, VCC active current (ICC2) is
required even CE = “H”.
When using the RESET pin only, a CMOS standby mode is achieved with RESET input held at VSS ± 0.3 V
(CE = “H” or “L”). Under this condition the current is consumed is less than 5
µA. Once the RESET pin is taken
high, the device requires tRH of wake up time before outputs are valid for read access.
In the standby mode the outputs are in the high impedance state, independent of the OE input.
Automatic Sleep Mode
There is a function called automatic sleep mode to restrain power consumption during read-out of
MBM29LV200TC/200BC data. This mode can be used effectively with an application requested low power
consumption such as handy terminals.
To activate this mode, MBM29LV200TC/200BC automatically switch themselves to low power mode when
MBM29LV200TC/200BC addresses remain stably during access fine of 150 ns. It is not necessary to control
CE, WE, and OE on the mode. Under the mode, the current consumed is typically 1
µA (CMOS Level).
Since the data are latched during this mode, the data are read-out continuously. If the addresses are changed,
the mode is canceled automatically and MBM29LV200TC/200BC read-out the data for changed addresses.
Output Disable
With the OE input at a logic high level (VIH), output from the devices are disabled. This will cause the output pins
to be in a high impedance state.
Autoselect
The autoselect mode allows the reading out of a binary code from the devices and will identify its manufacturer
and type. This mode is intended for use by programming equipment for the purpose of automatically matching
the devices to be programmed with its corresponding programming algorithm. This mode is functional over the
entire temperature range of the devices.
To activate this mode, the programming equipment must force VID (11.5 V to 12.5 V) on address pin A9. Two
identifier bytes may then be sequenced from the devices outputs by toggling address A0 from VIL to VIH. All
addresses are DON’T CARES except A0, A1, A6, and A-1. (See Table 4.1.)


Similar Part No. - MBM29LV200BC-90PFTR

ManufacturerPart #DatasheetDescription
logo
Fujitsu Component Limit...
MBM29LV001BC FUJITSU-MBM29LV001BC Datasheet
421Kb / 49P
   1M (128K x 8) BIT
MBM29LV001BC-55 FUJITSU-MBM29LV001BC-55 Datasheet
421Kb / 49P
   1M (128K x 8) BIT
MBM29LV001BC-55PD FUJITSU-MBM29LV001BC-55PD Datasheet
421Kb / 49P
   1M (128K x 8) BIT
MBM29LV001BC-55PFTN FUJITSU-MBM29LV001BC-55PFTN Datasheet
421Kb / 49P
   1M (128K x 8) BIT
MBM29LV001BC-55PFTR FUJITSU-MBM29LV001BC-55PFTR Datasheet
421Kb / 49P
   1M (128K x 8) BIT
More results

Similar Description - MBM29LV200BC-90PFTR

ManufacturerPart #DatasheetDescription
logo
Fujitsu Component Limit...
MBM29F200TC FUJITSU-MBM29F200TC Datasheet
508Kb / 48P
   2M (256K X 8/128K X 16) BIT
logo
Macronix International
MX28F2100B MCNIX-MX28F2100B Datasheet
283Kb / 45P
   2M-BIT [256K x 8/128K x 16] CMOS FLASH MEMORY
logo
Sharp Corporation
LH532000B-1 SHARP-LH532000B-1 Datasheet
72Kb / 8P
   CMOS 2M (256K x 8/128K x 16) MROM
LH532000B SHARP-LH532000B Datasheet
68Kb / 7P
   CMOS 2M (256K x 8/128K x 16) MROM
logo
Macronix International
MX23C2100 MCNIX-MX23C2100 Datasheet
52Kb / 7P
   2M-BIT 256K x 8/128K x 16 CMOS MASK ROM
logo
Sharp Corporation
LH532600 SHARP-LH532600 Datasheet
71Kb / 8P
   CMOS 2M (256K x 8/128K x 16) MROM
logo
Fujitsu Component Limit...
MBM29LV002TC FUJITSU-MBM29LV002TC Datasheet
436Kb / 52P
   2M (256K x 8) BIT
MBM29F002TC FUJITSU-MBM29F002TC Datasheet
461Kb / 46P
   2M (256K X 8) BIT
logo
Force Technologies Ltd
FT29F200CT FORCE-FT29F200CT Datasheet
2Mb / 49P
   2M-BIT [256K x 8 / 128K x 16] SINGLE VOLTAGE 5V ONLY FLASH MEMORY
logo
Cypress Semiconductor
CY14E102L CYPRESS-CY14E102L Datasheet
634Kb / 21P
   2-Mbit (256K x 8/128K x 16) nvSRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com