Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TLV2544IDRG4 Datasheet(PDF) 7 Page - Texas Instruments

Part # TLV2544IDRG4
Description  Maximum Throughput 200-KSPS Built-In Reference, Conversion Clock and 8횞 FIFO
Download  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TLV2544IDRG4 Datasheet(HTML) 7 Page - Texas Instruments

Back Button TLV2544IDRG4 Datasheet HTML 3Page - Texas Instruments TLV2544IDRG4 Datasheet HTML 4Page - Texas Instruments TLV2544IDRG4 Datasheet HTML 5Page - Texas Instruments TLV2544IDRG4 Datasheet HTML 6Page - Texas Instruments TLV2544IDRG4 Datasheet HTML 7Page - Texas Instruments TLV2544IDRG4 Datasheet HTML 8Page - Texas Instruments TLV2544IDRG4 Datasheet HTML 9Page - Texas Instruments TLV2544IDRG4 Datasheet HTML 10Page - Texas Instruments TLV2544IDRG4 Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 48 page
background image
TLV2544, TLV2548
2.7V TO 5.5V, 12BIT, 200KSPS, 4/8CHANNEL, LOW POWER
SERIAL ANALOGTODIGITAL CONVERTERS WITH AUTOPOWERDOWN
SLAS198E − FEBRUARY 1999 − REVISED JUNE 2003
7
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
control and timing (continued)
configuration
Configuration data is stored in one 12-bit configuration register (CFR) (see Table 2 for CFR bit definitions). Once
configured after first power up, the information is retained in the H/W or S/W power down state. When the device
is being configured, a write CFR cycle is issued by the host processor. This is a 16-bit write. If the SCLK stops
after the first 8 bits are entered, then the next eight bits can be taken after the SCLK is resumed.
Table 2. TLV2544/TLV2548 Configuration Register (CFR) Bit Definitions
BIT
DEFINITION
D11
Reference select
0: External
1: Internal (Tie REFM to analog ground if the Internal reference is selected.)
D10
Internal reference voltage select
0: Internal ref = 4 V
1: internal ref = 2 V
D9
Sample period select
0: Short sampling 12 SCLKs (1x sampling time)
1: Long sampling 24 SCLKs (2x sampling time)
D(8,7)
Conversion clock source select
00: Conversion clock = internal OSC
01: Conversion clock = SCLK
10: Conversion clock = SCLK/4
11: Conversion clock = SCLK/2
D(6,5)
Conversion mode select
00: Single shot mode [FIFO not used, D(1,0) has no effect.]
01: Repeat mode
10: Sweep mode
11: Repeat sweep mode
D(4,3)†
TLV2548
TLV2544
D(4,3)
Sweep auto sequence select
00: 0−1−2−3−4−5−6−7
01: 0−2−4−6−0−2−4−6
10: 0−0−2−2−4−4−6−6
11: 0−2−0−2−0−2−0−2
Sweep auto sequence select
00: N/A
01: 0−1−2−3−0−1−2−3
10: 0−0−1−1−2−2−3−3
11: 0−1−0−1−0−1−0−1
D2
EOC/INT − pin function select
0: Pin used as INT
1: Pin used as EOC
D(1,0)
FIFO trigger level (sweep sequence length)
00: Full (INT generated after FIFO level 7 filled)
01: 3/4 (INT generated after FIFO level 5 filled)
10: 1/2 (INT generated after FIFO level 3 filled)
11: 1/4 (INT generated after FIFO level 1 filled)
† These bits only take effect in conversion modes 10 and 11.
sampling
The sampling period starts after the first 4 input data are shifted in if they are decoded as one of the conversion
commands. These are select analog input (channel 0 through 7) and select test (channel 1 through 3).


Similar Part No. - TLV2544IDRG4

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TLV2544IDR TI1-TLV2544IDR Datasheet
1Mb / 49P
[Old version datasheet]   2.7 V TO 5.5 V, 12-BIT, 200 KSPS, 4/8 CHANNEL, LOW POWER, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN
More results

Similar Description - TLV2544IDRG4

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TLV1504 TI1-TLV1504_14 Datasheet
1Mb / 48P
[Old version datasheet]    Maximum Throughput 200-KSPS Built-In Reference, Conversion Clock and 8횞 FIFO
TLC3545 TI1-TLC3545_14 Datasheet
837Kb / 27P
[Old version datasheet]   200-KSPS Sampling Rate Built-In Conversion Clock
logo
Cirrus Logic
CDB5581 CIRRUS-CDB5581 Datasheet
636Kb / 26P
   200 kSps, 16-bit, High-throughput ADC
logo
OKI electronic componet...
MSM9841 OKI-MSM9841 Datasheet
127Kb / 9P
   Recording and Playback LSI with Built-in FIFO
MSM9842 OKI-MSM9842 Datasheet
124Kb / 9P
   Playback LSI with Built-in FIFO
logo
Hotchip Technology Co.,...
HT3582DM HOTCHIP-HT3582DM Datasheet
1,004Kb / 6P
   Built-in reference source
logo
Cirrus Logic
CS5581 CIRRUS-CS5581_08 Datasheet
517Kb / 32P
   짹2.5 V / 5 V, 200 kSps, 16-bit, High-throughput ?誇 ADC
CS5581 CIRRUS-CS5581 Datasheet
580Kb / 32P
   짹2.5 V / 5 V, 200 kSps, 16-bit, High-throughput ?誇 ADC
logo
Maxim Integrated Produc...
MAX11626 MAXIM-MAX11626_14 Datasheet
401Kb / 22P
   ADCs with FIFO and Internal Reference
Rev 5; 9/14
logo
Panasonic Semiconductor
AN6500 PANASONIC-AN6500 Datasheet
238Kb / 4P
   BUILT-IN REFERENCE VOLTAGE OPERATIONAL AMPLIFIERS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com