Electronic Components Datasheet Search |
|
ADS8365 Datasheet(PDF) 4 Page - Texas Instruments |
|
ADS8365 Datasheet(HTML) 4 Page - Texas Instruments |
4 / 38 page ADS8365 SBAS362C – AUGUST 2006 – REVISED MARCH 2008.................................................................................................................................................... www.ti.com ELECTRICAL CHARACTERISTICS: 100kSPS (continued) Over recommended operating free-air temperature range at –40 °C to +85°C, AV DD = 5V, BVDD = 3V, VREF = internal +2.5V, fCLK = 2MHz, and fSAMPLE = 100kSPS, unless otherwise noted. ADS8365 PARAMETER TEST CONDITIONS MIN TYP(1) MAX UNIT AC ACCURACY Total harmonic distortion THD VIN = ±2.5VPP at 50kHz –94 dB Spurious-free dynamic range SFDR VIN = ±2.5VPP at 50kHz 95 dB Signal-to-noise ratio SNR VIN = ±2.5VPP at 10kHz 88 dB Signal-to-noise + distortion SINAD VIN = ±2.5VPP at 10kHz 87 dB Channel-to-channel isolation 95 dB Effective number of bits ENOB 14.3 Bits VOLTAGE REFERENCE OUTPUT Reference voltage output VOUT 2.475 2.5 2.525 V Initial accuracy ±1 % Output voltage temperature drift dVOUT/dT ±20 ppm/ °C f = 0.1Hz to 10Hz, CL = 10µF 40 µV PP Output voltage noise f = 10Hz to 10kHz, CL = 10µF 8 µVrms Power-supply rejection ratio PSRR 60 dB Output impedance ROUT 2 k Ω Short-circuit current ISC 1.25 mA Turn-on settling time to 0.1% at CL = 0pF 100 µs VOLTAGE REFERENCE INPUT Reference voltage input VIN 1.5 2.5 2.6 V Reference input resistance 100 M Ω Reference input capacitance 5 pF Reference input current 1 µA DIGITAL INPUTS(2) Logic family CMOS High-level input voltage VIH 0.7 × BV DD BVDD + 0.3 V Low-level input voltage VIL –0.3 0.3 × BV DD V Input current IIN VI = BVDD or GND ±50 nA Input capacitance CI 5 pF DIGITAL OUTPUTS(2) Logic family CMOS High-level output voltage VOH BVDD = 4.5V, IOH = –100µA 4.44 V Low-level output voltage VOL BVDD = 4.5V, IOL = 100µA 0.5 V High-impedance state output current IOZ CS = BVDD, VI = BVDD or GND ±50 nA Output capacitance CO 5 pF Load capacitance CL 30 pF DIGITAL INPUTS(3) Logic family LVCMOS High-level input voltage VIH BVDD = 3.6V 2 BVDD + 0.3 V Low-level input voltage VIL BVDD = 2.7V –0.3 0.8 V Input current IIN VI = BVDD or GND ±50 nA Input capacitance CI 5 pF (2) Applies for 5.0V nominal supply: BVDD (min) = 4.5V and BVDD (max) = 5.5V. (3) Applies for 3.0V nominal supply: BVDD (min) = 2.7V and BVDD (max) = 3.6V. 4 Submit Documentation Feedback Copyright © 2006–2008, Texas Instruments Incorporated Product Folder Link(s): ADS8365 |
Similar Part No. - ADS8365_14 |
|
Similar Description - ADS8365_14 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |