SAR

CONTROL

SERIAL

INTERFACE

COMPARATOR

S/H

CDAC

+IN

-IN

ADC121S625

SNAS294B – MAY 2005 – REVISED MARCH 2013

www.ti.com

Block Diagram

PIN DESCRIPTIONS AND EQUIVALENT CIRCUITS

Pin No.

Symbol

DESCRIPTION

1

Reference Voltage input.

2

+IN

Non-inverting input.

3

−IN

Inverting input.

4

GND

Ground pin.

The ADC is in the active move when this pin is LOW and in the Power-Down Mode when this pin is HIGH.

5

CS

A conversion begins at the fall of CS.

The serial output data word is comprised of 12 bits of data. In operation the data is valid on the falling edge

6

of SCLK. The second clock pulse after the falling edge of CS enables the serial output. After one null bit

the data is valid for the next 12 SCLK edges.

7

SCLK

Serial Clock used to control data transfer. Also serves as the conversion clock.

8

Power Supply input.

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

2

Submit Documentation Feedback

Copyright © 2005–2013, Texas Instruments Incorporated

Product Folder Links: ADC121S625