Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TSC695F Datasheet(PDF) 5 Page - ATMEL Corporation

Part # TSC695F
Description  Integer Unit Based on SPARC V7 High-performance RISC Architecture
Download  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

TSC695F Datasheet(HTML) 5 Page - ATMEL Corporation

  TSC695F_14 Datasheet HTML 1Page - ATMEL Corporation TSC695F_14 Datasheet HTML 2Page - ATMEL Corporation TSC695F_14 Datasheet HTML 3Page - ATMEL Corporation TSC695F_14 Datasheet HTML 4Page - ATMEL Corporation TSC695F_14 Datasheet HTML 5Page - ATMEL Corporation TSC695F_14 Datasheet HTML 6Page - ATMEL Corporation TSC695F_14 Datasheet HTML 7Page - ATMEL Corporation TSC695F_14 Datasheet HTML 8Page - ATMEL Corporation TSC695F_14 Datasheet HTML 9Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 42 page
background image
5
TSC695F
4118J–AERO–08/04
P
roduct Description
Integer Unit
The Integer Unit (IU) is designed for highly dependable space and military applications,
and includes support for error detection. The RISC architecture makes the creation of a
processor that can execute instructions at a rate approaching one instruction per pro-
cessor clock possible.
To achieve that rate of execution, the IU employs a four-stage instruction pipeline that
permits parallel execution of multiple instructions.
Fetch - The processor outputs the instruction address to fetch the instruction.
Decode - The instruction is placed in the instruction register and is decoded. The
processor reads the operands from the register file and computes the next
instruction address.
Execute - The processor executes the instruction and saves the results in temporary
registers. Pending traps are prioritized and internal traps are taken during this stage.
Write - If no trap is taken, the processor writes the result to the destination register.
All four stages operate in parallel, working on up to four different instructions at a time. A
basic ‘single-cycle’ instruction enters the pipeline and completes infour cycles.
By the time it reaches the write stage, three more instructions have entered and are
moving through the pipeline behind it. So, after the first four cycles, a single-cycle
instruction exits the pipeline and a single-cycle instruction enters the pipeline on every
cycle. Of course, a ’single-cycle’ instruction actually takes four cycles to complete, but
they are called single cycle because with this type of instruction the processor can com-
plete one instruction per cycle after the initial four-cycle delay.
Floating-point Unit
The FLoating Point Unit (FPU) is designed to provide execution of single and double-
precision floating-point instructions concurrently with execution of integer instructions by
the IU. The FPU is compliant to the ANSI/IEEE-754 (1985) floating-point standard.
The FPU is designed for highly dependable space and military applications, and
includes support for concurrent error detection and testability.
The FPU uses a four stage instruction pipeline consisting of fetch, decode, execute and
write stages (F, D, E and W). The fetch unit captures instructions and their addresses
from the data and address buses. The decode unit contains logic to decode the floating-
point instruction opcodes. The execution unit handles all instruction execution. The exe-
cution unit includes a floating-point queue (FP queue), which contains stored floating-
point operate (FPop) instructions under execution and their addresses. The execution
unit controls the load unit, the store unit, and the datapath unit. The FPU depends upon
the IU to access all addresses and control signals for memory access. Floating-point
loads and stores are executed in conjunction with the IU, which provides addresses and
control signals while the FPU supplies or stores the data. Instruction fetch for integer
and floating-point instructions is provided by the IU.
The FPU provides three types of registers: f registers, FSR, and the FP queue. The FSR
is a 32-bit status and control register. It keeps track of rounding modes, floating-point
trap types, queue status, condition codes, and various IEEE exception information. The
floating-point queue contains the floating-point instruction currently under execution,
along with its corresponding address.


Similar Part No. - TSC695F_14

ManufacturerPart #DatasheetDescription
logo
ATMEL Corporation
TSC695F-25MA ATMEL-TSC695F-25MA Datasheet
2Mb / 42P
   Rad-Hard 32-bit SPARC Embedded Processor
TSC695F-25MA ATMEL-TSC695F-25MA Datasheet
2Mb / 42P
   Rad-Hard 32-bit SPARC Embedded Processor
TSC695F-25MA-E ATMEL-TSC695F-25MA-E Datasheet
2Mb / 42P
   Rad-Hard 32-bit SPARC Embedded Processor
TSC695F-25MA-E ATMEL-TSC695F-25MA-E Datasheet
2Mb / 42P
   Rad-Hard 32-bit SPARC Embedded Processor
TSC695F-25MB-E ATMEL-TSC695F-25MB-E Datasheet
2Mb / 42P
   Rad-Hard 32-bit SPARC Embedded Processor
More results

Similar Description - TSC695F_14

ManufacturerPart #DatasheetDescription
logo
ATMEL Corporation
TSC695FL ATMEL-TSC695FL_14 Datasheet
3Mb / 42P
   Integer Unit Based on SPARC V7 High-performance RISC Architecture
AT697F ATMEL-AT697F_14 Datasheet
7Mb / 176P
   SPARC V8 High Performance Low-power 32-bit Architecture
AT91M42800A ATMEL-AT91M42800A_14 Datasheet
423Kb / 27P
   High-performance 32-bit RISC Architecture
AT91M40800 ATMEL-AT91M40800_14 Datasheet
248Kb / 18P
   High-performance 32-bit RISC Architecture
AT91R40008 ATMEL-AT91R40008_14 Datasheet
275Kb / 19P
   High-performance 32-bit RISC Architecture
AT91SAM ATMEL-AT91SAM_14 Datasheet
728Kb / 50P
   High-performance 32-bit RISC Architecture
AT91SAM7A3 ATMEL-AT91SAM7A3_14 Datasheet
466Kb / 39P
   High-performance 32-bit RISC Architecture
AT91SAM7XC512 ATMEL-AT91SAM7XC512_14 Datasheet
764Kb / 47P
   High-performance 32-bit RISC Architecture
AT91M55800A ATMEL-AT91M55800A_14 Datasheet
505Kb / 256P
   High-performance 32-bit RISC Architecture
SAM7SE512 ATMEL-SAM7SE512_14 Datasheet
818Kb / 47P
   High-performance 32-bit RISC Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com