Electronic Components Datasheet Search |
|
MK2049-34SI Datasheet(PDF) 1 Page - Integrated Circuit Systems |
|
MK2049-34SI Datasheet(HTML) 1 Page - Integrated Circuit Systems |
1 / 11 page MK2049-34 3.3 V Communications Clock PLL MDS 2049-34 C 1 Revision 121400 Integrated Circuit Systems, Inc. • 525 Race Street • San Jose • CA • 95126 • (408)295-9800tel• www.icst.com • Packaged in 20 pin SOIC • 3.3 V ±5% operation • Fixed I/O phase relationship on all selections • Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E • Accepts multiple inputs: 8 kHz backplane clock, Loop Timing frequencies, or 10-36 MHz • Locks to 8 kHz ±100 ppm (External mode) • Buffer Mode allows jitter attenuation of 10–36 MHz input and x1/x0.5 or x2/x4 outputs • Exact internal ratios enable zero ppm error • Output clock rates include T1, E1, T3, E3, ISDN, xDSL, and OC3 submultiples • See the MK2049-01, -02, and -03 for more selections at VDD = 5 V The MK2049-34 is a Phase-Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-34 generates T1, E1, T3, E3, ISDN, xDSL, and other communications frequencies. This allows for the generation of clocks frequency-locked and phase-locked to an 8 kHz backplane clock, simplifying clock synchronization in communications systems. The MK2049-34 can also accept a T1 or E1 input clock and provide the same output for loop timing. All outputs are frequency locked together and to the input. This part also has a jitter-attenuated Buffer capability. In this mode, the MK2049-34 is ideal for filtering jitter from 27 MHz video clocks or other clocks with high jitter. ICS/MicroClock can customize these devices for many other different frequencies. Contact your ICS/MicroClock representative for more details. Block Diagram Description Features VDD GND PLL Clock Synthesis, Control, and Jitter Attenuation Circuitry Output Buffer Output Buffer External/ Loop Timing Mux FS3:0 Clock Input CAP1 CAP2 CLK CLK/2 Output Buffer 8 kHz (External Mode only) Crystal Oscillator Reference Crystal X1 X2 4 3 3 RES FCAP |
Similar Part No. - MK2049-34SI |
|
Similar Description - MK2049-34SI |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |