 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
IDT70T651S10DR Datasheet(PDF) 6 Page - Integrated Device Technology |
|
||||||||||||||||||||||||||||||
IDT70T651S10DR Datasheet(HTML) 6 Page - Integrated Device Technology |
|
|
6 / 27 page  IDT70T651/9S Preliminary High-Speed 2.5V 256/128K x 36 Asynchronous Dual-Port Static RAM Industrial and Commercial Temperature Ranges 6 Pin Names NOTES: 1. Address A17x is a NC for IDT70T659. 2. VDD, OPTX, and VDDQX must be set to appropriate operating levels prior to applying inputs on I/OX. 3. OPTX selects the operating voltage levels for the I/Os and controls on that port. If OPTX is set to VDD (2.5V), then that port's I/Os and controls will operate at 3.3V levels and VDDQX must be supplied at 3.3V. If OPTX is set to VSS (0V), then that port's I/Os and controls will operate at 2.5V levels and VDDQX must be supplied at 2.5V. The OPT pins are independent of one another—both ports can operate at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V with the other at 2.5V. 4. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. OPTx, INTx, M/S and the sleep mode pins themselves (ZZx) are not affected during sleep mode. It is recommended that boundry scan not be operated during sleep mode. 5. BUSY is an input as a Slave (M/S=VIL) and an output when it is a Master (M/S=VIH). Left Port Right Port Names CE0L, CE1L CE0R, CE1R Chip Enables (Input) R/WL R/WR Read/Write Enable (Input) OEL OER Output Enable (Input) A0L - A17L(1) A0R - A17R(1) Address (Input) I/O0L - I/O35L I/O0R - I/O35R Data Input/Output SEML SEMR Semaphore Enable (Input) INTL INTR Interrupt Flag (Output) BUSYL BUSYR Busy Flag (Output) BE0L - BE3L BE0R - BE3R Byte Enables (9-bit bytes) (Input) VDDQL VDDQR Power (I/O Bus) (3.3V or 2.5V)(2) (Input) OPTL OPTR Option for selecting VDDQX(2,3) (Input) ZZL ZZR Sleep Mode Pin(4) (Input) M/S Master or Slave Select (Input)(5) VDD Power (2.5V)(2) (Input) VSS Ground (0V) (Input) TDI Test Data Input TDO Test Data Output TCK Test Logic Clock (10MHz) (Input) TMS Test Mode Select (Input) TRST Reset (Initialize TAP Controller) (Input) 5632 tbl 01 |
Similar Part No. - IDT70T651S10DR |
|
Similar Description - IDT70T651S10DR |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
