 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
IDT71024S15Y Datasheet(PDF) 6 Page - Integrated Device Technology |
|
||||||||||||||||||||||||||||||
IDT71024S15Y Datasheet(HTML) 6 Page - Integrated Device Technology |
|
|
6 / 8 page  6 IDT71024 CMOS STATIC RAM 1MEG (128K x 8-BIT) MILITARY, INDUSTRIAL AND COMMERCIAL TEMPERATURE RANGES NOTES: 1. WE is HIGH for Read Cycle. 2. Device is continuously selected, CS1 is LOW, CS2 is HIGH. 3. Address must be valid prior to or coincident with the later of CS1 transition LOW and CS2 transition HIGH; otherwise tAA is the limiting parameter. 4. OE is LOW. 5. Transition is measured ±200mV from steady state. TIMING WAVEFORM OF READ CYCLE NO. 1 (1) TIMING WAVEFORM OF READ CYCLE NO. 2 (1, 2, 4) DATAOUT ADDRESS 2964 drw 07 tRC tAA tOH tOH DATAOUT VALID PREVIOUS DATAOUT VALID ADDRESS 2964 drw 06 OE CS1 (5) (5) (5) (5) CS2 DATA VALID HIGH IMPEDANCE AA RC OE ACS OLZ CHZ CLZ (3) OHZ DATA OUT OUT PU PD Vcc SUPPLY CURRENT Icc Isb t t t t t t t t t t |
Similar Part No. - IDT71024S15Y |
|
Similar Description - IDT71024S15Y |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
