Electronic Components Datasheet Search |
|
IDT72510L50J Datasheet(PDF) 11 Page - Integrated Device Technology |
|
IDT72510L50J Datasheet(HTML) 11 Page - Integrated Device Technology |
11 / 32 page 5.31 11 IDT72510, IDT72520 BUS MATCHING BIDIRECTIONAL FIFO COMMERCIAL TEMPERATURE RANGE RESET COMMAND FUNCTIONS SELECT CONFIGURATION REGISTER COMMAND FUNCTIONS Reset Operands Function 000 No Operation 001 Reset B →A FIFO (Read, Write, and Rewrite Pointers = 0) 010 Reset A →B FIFO (Read, Write, and Reread Pointers = 0) 011 Reset B →A and A→B FIFO 100 Reset Internal DMA Request Circuitry 101 No Operation 110 No Operation 111 Reset All Operands Function 000 Select Configuration Register 0 001 Select Configuration Register 1 010 Select Configuration Register 2 011 Select Configuration Register 3 100 Select Configuration Register 4 101 Select Configuration Register 5 110 Select Configuration Register 6 111 Select Configuration Register 7 2669 tbl 07 Table 4. Select Configuration Register Command Functions. DMA DIRECTION COMMAND FUNCTIONS Operands Function XX0 Write B →A FIFO XX1 Read A →B FIFO 2669 tbl 08 Table 5. Set DMA Direction Command Functions. Command Only Operates in Peripheral Interface Mode STATUS REGISTER FORMAT COMMAND FUNCTIONS Operands Function XX0 Status Register Format 0 XX1 Status Register Format 1 2669 tbl 09 Table 6. Command Functions to Set the Status Register Format 2669 tbl 06 Table 3. Reset Command Functions STATE AFTER RESET Hardware Reset Software Reset ( RS asserted) B →A (001) A →B (010) B →A and A →B (011) Internal Request (100) All (111) Configuration Registers 0-3 0000H — — — — 0000H Configuration Register 4 6420H — — — — 6420H Configuration Register 5 0000H — — — — 0000H Configuration Register 7 0000H — — — — 0000H Status Register format 0 — — — — — B →A Read, Write, Rewrite Pointers 00 — 0 — 0 A →B Read, Write, Reread Pointers 0— 0 0 — 0 Odd byte register valid bit clear clear — clear — clear DMA direction B →A write ——— — — DMA internal request clear — — — clear clear Parity errors clear — — — — — 2669 tbl 10 Table 7. The BiFIFO State After a Reset Command 6420H, and Configuration Registers 5 and 7 are 0000H. Additionally, Status Register format 0 is selected, all the pointers including the Reread and Rewrite Pointers are set to 0, the odd byte register valid bit is cleared, the DMA direction is set to B →A write, the internal DMA request circuitry is cleared (set to its initial state), and all parity errors are cleared. A software reset command can reset A →B pointers and the B →A pointers to 0 independently or together. The request (REQ) DMA circuitry can also be reset independently. A software Reset All command resets all the pointers, the DMA request circuitry, and sets all the Configuration Registers to their default condition. Note that a hardware reset is NOT the same as a software Reset All command. Table 7 shows the BiFIFO state after the different hardware and software resets. |
Similar Part No. - IDT72510L50J |
|
Similar Description - IDT72510L50J |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |