Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IDT72805LB20BG Datasheet(PDF) 7 Page - Integrated Device Technology

Part # IDT72805LB20BG
Description  CMOS DUAL SyncFIFO DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18, and DUAL 4,096 x 18
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72805LB20BG Datasheet(HTML) 7 Page - Integrated Device Technology

Back Button IDT72805LB20BG Datasheet HTML 3Page - Integrated Device Technology IDT72805LB20BG Datasheet HTML 4Page - Integrated Device Technology IDT72805LB20BG Datasheet HTML 5Page - Integrated Device Technology IDT72805LB20BG Datasheet HTML 6Page - Integrated Device Technology IDT72805LB20BG Datasheet HTML 7Page - Integrated Device Technology IDT72805LB20BG Datasheet HTML 8Page - Integrated Device Technology IDT72805LB20BG Datasheet HTML 9Page - Integrated Device Technology IDT72805LB20BG Datasheet HTML 10Page - Integrated Device Technology IDT72805LB20BG Datasheet HTML 11Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 26 page
background image
7
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFOTM
256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18
FUNCTIONAL DESCRIPTION
TIMING MODES: IDT STANDARD vs FIRST WORD FALL THROUGH
(FWFT) MODE
The IDT72805LB/72815LB/72825LB/72835LB/72845LB support two
different timing modes of operation. The selection of which mode will
operate is determined during configuration at Reset (
RS). During a RS
operation, the First Load (
FL), Read Expansion Input ( RXI) and Write
Expansion Input (
WXI) pins are used to select the timing mode per the truth
table shown in Table 3. In IDT Standard Mode, the first word written to an
empty FIFO will not appear on the data output lines unless a specific read
operation is performed. A read operation, which consists of activating Read
Enable (
REN) and enabling a rising Read Clock (RCLK) edge, will shift the
word from internal memory to the data output lines. In FWFT mode, the first
word written to an empty FIFO is clocked directly to the data output lines
after three transitions of the RCLK signal. A
REN does not have to be
asserted for accessing the first word.
Various signals, both input and output signals operate differently de-
pending on which timing mode is in effect.
IDT STANDARD MODE
In this mode, the status flags,
FF, PAF, HF, PAE and EF operate in the
manner outlined in Table 1. To write data into to the FIFO, Write Enable
(
WEN) must be LOW. Data presented to the DATA IN lines will be clocked
into the FIFO on subsequent transitions of the Write Clock (WCLK). After the
first write is performed, the Empty Flag (
EF) will go HIGH. Subsequent
writes will continue to fill up the FIFO. The Programmable Almost-Empty
flag (
PAE) will go HIGH after n + 1 words have been loaded into the FIFO,
where n is the Empty offset value. The default setting for this value is stated
in the footnote of Table 1. This parameter is also user programmable. See
section on Programmable Flag Offset Loading.
If one continued to write data into the FIFO, and we assumed no read
operations were taking place, the Half-Full flag (
HF) would toggle to LOW
once the 129th (IDT72805LB), 257th (IDT72815LB), 513th (IDT72825LB),
1,025th (IDT72835LB), and 2,049th (IDT72845LB) word respectively was
written into the FIFO. Continuing to write data into the FIFO will cause the
Programmable Almost-Full flag (
PAF) to go LOW. Again, if no reads are
performed, the
PAF will go LOW after (256-m) writes for the IDT72805LB,
(512-m) writes for the IDT72815LB, (1,024-m) writes for the IDT72825LB,
(2,048–m) writes for the IDT72835LB and (4,096–m) writes for the
IDT72845LB. The offset “m” is the Full offset value. This parameter is also
user programmable. See section on Programmable Flag Offset Loading. If
there is no Full offset specified, the
PAF will be LOW when the device is 31
away from completely full for IDT72805LB, 63 away from completely full for
IDT72815LB, and 127 away from completely full for the IDT72825LB/
72835LB/72845LB.
When the FIFO is full, the Full Flag (
FF) will go LOW, inhibiting further
write operations. If no reads are performed after a reset,
FF will go LOW
after D writes to the FIFO. D = 256 writes for the IDT72805LB, 512 for the
IDT72815LB, 1,024 for the IDT72825LB, 2,048 for the IDT72835LB and
4,096 for the IDT72845LB, respectively.
If the FIFO is full, the first read operation will cause
FF to go HIGH.
Subsequent read operations will cause
PAF and the Half-Full flag (HF) to
go HIGH at the conditions described in Table 1. If further read operations
occur, without write operations, the Programmable Almost-Empty flag
(
PAE) will go LOW when there are n words in the FIFO, where n is the Empty
offset value. If there is no Empty offset specified, the
PAE will be LOW when
the device is 31 away from completely empty for IDT72805LB, 63 away from
completely empty for IDT72815LB, and 127 away from completely empty
for IDT72825LB/72835LB/72845LB. Continuing read operations will cause
the FIFO to be empty. When the last word has been read from the FIFO, the
EF will go LOW inhibiting further read operations. REN is ignored when the
FIFO is empty.
FIRST WORD FALL THROUGH MODE (FWFT)
In this mode, the status flags,
IR, PAF, HF, PAE and OR operate in the
manner outlined in Table 2. To write data into to the FIFO,
WEN must be
LOW. Data presented to the DATA IN lines will be clocked into the FIFO on
subsequent transitions of WCLK. After the first write is performed, the
Output Ready (
OR) flag will go LOW. Subsequent writes will continue to fill
up the FIFO.
PAE will go HIGH after n + 2 words have been loaded into the
FIFO, where n is the Empty offset value. The default setting for this value
is stated in the footnote of Table 2. This parameter is also user program-
mable. See section on Programmable Flag Offset Loading.
If one continued to write data into the FIFO, and we assumed no read
operations were taking place, the
HF would toggle to LOW once the 130th
(72805LB), 258th (72815LB), 514th (72825LB), 1,026th (72835LB), and
2,050th (72845LB) word respectively was written into the FIFO. Continuing
to write data into the FIFO will cause the
PAF to go LOW. Again, if no reads
are performed, the
PAFwillgoLOWafter(257-m)writesfortheIDT72805LB,
(513-m) writes for the IDT72815LB, (1,025-m) writes for the IDT72825LB,
(2,049–m) writes for the IDT72835LB and (4,097–m) writes for the
IDT72845LB, where m is the Full offset value. The default setting for this
value is stated in the footnote of Table 2.
When the FIFO is full, the Input Ready (
IR) flag will go HIGH, inhibiting
further write operations. If no reads are performed after a reset,
IR will go
HIGH after D writes to the FIFO. D = 257 writes for the IDT72805LB, 513
for the IDT72815LB, 1,025 for the IDT72825LB, 2,049 for the IDT72835LB
and 4,097 for the IDT72845LB. Note that the additional word in FWFT mode
is due to the capacity of the memory plus output register.
If the FIFO is full, the first read operation will cause the
IR flag to go LOW.
Subsequent read operations will cause the
PAF and HF to go HIGH at the
conditions described in Table 2. If further read operations occur, without
write operations, the
PAE will go LOW when there are n + 1 words in the
FIFO, where n is the Empty offset value. If there is no Empty offset specified,
the
PAE will be LOW when the device is 32 away from completely empty for
IDT72805LB, 64 away from completely empty for IDT72815LB, and 128
away from completely empty for IDT72825LB/72835LB/72845LB. Continu-
ing read operations will cause the FIFO to be empty. When the last word has
been read from the FIFO,
OR will go HIGH inhibiting further read operations.
REN is ignored when the FIFO is empty.
PROGRAMMABLE FLAG LOADING
Full and Empty flag Offset values can be user programmable. The
IDT72805LB/72815LB/72825LB/72835LB/72845LB has internal registers
for these offsets. Default settings are stated in the footnotes of Table 1 and
Table 2. Offset values are loaded into the FIFO using the data input lines D0-
D11. To load the offset registers, the Load (
LD) pin and WEN pin must be
held LOW. Data present on D0-D11 will be transferred in to the Empty Offset
register on the first LOW-to-HIGH transition of WCLK. By continuing to hold
the
LD and WEN pin low, data present on D0-D11 will be transferred into the
Full Offset register on the next transition of the WCLK. The third transition
again writes to the Empty Offset register. Writing all offset registers does not
have to occur at one time. One or two offset registers can be written and then


Similar Part No. - IDT72805LB20BG

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72805LB IDT-IDT72805LB Datasheet
265Kb / 26P
   CMOS DUAL SyncFIFO
logo
Renesas Technology Corp
IDT72805LB RENESAS-IDT72805LB Datasheet
416Kb / 27P
   CMOS DUAL SyncFIFO™
MARCH 2018
logo
Integrated Device Techn...
IDT72805LB IDT-IDT72805LB_16 Datasheet
265Kb / 26P
   CMOS DUAL SyncFIFO
More results

Similar Description - IDT72805LB20BG

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
IDT72V805 RENESAS-IDT72V805 Datasheet
399Kb / 27P
   3.3 VOLT CMOS DUAL SyncFIFO™ DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18 and DUAL 4,096 x 18
MARCH 2018
logo
Integrated Device Techn...
IDT72V805 IDT-IDT72V805 Datasheet
490Kb / 26P
   3.3 VOLT CMOS DUAL SyncFIFO DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18
IDT72V205 IDT-IDT72V205 Datasheet
214Kb / 25P
   3.3 VOLT CMOS SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18
logo
Renesas Technology Corp
IDT72V801 RENESAS-IDT72V801 Datasheet
327Kb / 17P
   3.3 VOLT DUAL CMOS SyncFIFO™ DUAL 256 X 9, DUAL 512 X 9, DUAL 1,024 X 9, DUAL 2,048 X 9, DUAL 4,096 X 9 , DUAL 8,192 X 9
MARCH 2018
logo
Integrated Device Techn...
IDT7280 IDT-IDT7280 Datasheet
154Kb / 12P
   CMOS DUAL ASYNCHRONOUS FIFO DUAL 256 x 9, DUAL 512 x 9,DUAL 1,024 x 9, DUAL 2,048 x 9,DUAL 4,096 x 9, DUAL 8,192 x 9
IDT72205LB IDT-IDT72205LB Datasheet
181Kb / 16P
   CMOS SyncFIFOO 256 x 18, 512 x 18, 1024 x 18, 2048 x 18 and 4096 x 18
IDT72V81 IDT-IDT72V81 Datasheet
98Kb / 11P
   3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO DUAL 512 x 9, DUAL 1,024 x 9 DUAL 2,048 x 9, DUAL 4,096 X 9
IDT72V81 IDT-IDT72V81_09 Datasheet
125Kb / 12P
   3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO DUAL 512 x 9, DUAL 1,024 x 9 DUAL 2,048 x 9, DUAL 4,096 X 9 DUAL 8,192 X 9
IDT72605 IDT-IDT72605 Datasheet
209Kb / 20P
   CMOS SyncBiFIFOO 256 x 18 x 2 and 512 x 18 x 2
logo
Sharp Corporation
LH540215 SHARP-LH540215 Datasheet
423Kb / 48P
   512 x 18 / 1024 x 18 Synchronous FIFO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com