Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IDT723632L20PQF Datasheet(PDF) 11 Page - Integrated Device Technology

Part # IDT723632L20PQF
Description  CMOS SyncBiFIFOO 256 x 36 x 2, 512 x 36 x 2, 1024 x 36 x 2
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT723632L20PQF Datasheet(HTML) 11 Page - Integrated Device Technology

Back Button IDT723632L20PQF Datasheet HTML 7Page - Integrated Device Technology IDT723632L20PQF Datasheet HTML 8Page - Integrated Device Technology IDT723632L20PQF Datasheet HTML 9Page - Integrated Device Technology IDT723632L20PQF Datasheet HTML 10Page - Integrated Device Technology IDT723632L20PQF Datasheet HTML 11Page - Integrated Device Technology IDT723632L20PQF Datasheet HTML 12Page - Integrated Device Technology IDT723632L20PQF Datasheet HTML 13Page - Integrated Device Technology IDT723632L20PQF Datasheet HTML 14Page - Integrated Device Technology IDT723632L20PQF Datasheet HTML 15Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 26 page
background image
5.22
11
IDT723622/723632/723642 CMOS SyncBiFIFO
256 x 36 x 2, 512 x 36 x 2, 1024 x 36 x 2
COMMERCIAL TEMPERATURE RANGE
CSA
CSA
W/
RRA
ENA
MBA
CLKA
A0-A35 OUTPUTS
PORT FUNCTION
H
X
X
X
X
In high-impedance state
None
L
H
L
X
X
In high-impedance state
None
LH
H
L
In high-impedance state
FIFO1 write
LH
H
H
In high-impedance state
Mail1 write
L
L
L
L
X
Active, FIFO2 output register
None
LL
H
L
Active, FIFO2 output register
FIFO2 read
L
L
L
H
X
Active, mail2 register
None
LL
H
H
Active, mail2 register
Mail2 read (set
MBF2 HIGH)
CSB
CSB
W
W/RB
ENB
MBB
CLKB
B0-B35 OUTPUTS
PORT FUNCTION
H
X
X
X
X
In high-impedance state
None
L
L
L
X
X
In high-impedance state
None
LL
H
L
In high-impedance state
FIFO2 write
LL
H
H
In high-impedance state
Mail2 write
L
H
L
L
X
Active, FIFO1 output register
None
LH
H
L
Active, FIFO1 output register
FIFO1 read
L
H
L
H
X
Active, mail1 register
None
LH
H
H
Active, mail1 register
Mail1 read (set
MBF1 HIGH)
Table 3. Port-B Enable Function Table
Table 2. Port-A Enable Functlon Table
port-B operation.
The port-B control signals are identical to those of port A
with the exception that the port-B write/read select (
W/RB) is
the inverse of the port-A write/read select (W/
RA). The state
of the port-B data (B0-B35) outputs is controlled by the port-
B chip select (
CSB) and port-B write/read select (W/RB). The
B0-B35 outputs are in the high-impedance state when either
CSB is HIGH or W/RB is LOW. The B0-B35 outputs are active
when
CSB is LOW and W/RB is HIGH.
Data is loaded into FIFO2 from the B0-B35 inputs on a
LOW-to-HIGH transition of CLKB when
CSB is LOW, W/RB is
LOW, ENB is HIGH, MBB is LOW, and IRB is HIGH. Data is
read from FIFO1 to the B0-B35 outputs by a LOW-to-HIGH
transition of CLKB when
CSB is LOW, W/RB is HIGH, ENB is
HIGH, MBB is LOW, and ORB is HIGH (see Table 3) . FIFO
reads and writes on port B are independent of any concurrent
port-A operation.
The setup and hold time constraints to the port clocks for
the port chip selects and write/read selects are only for
enabling write and read operations and are not related to high-
impedance control of the data outputs. If a port enable is LOW
during a clock cycle, the port’s chip select and write/read
select may change states during the setup and hold time
window of the cycle.
When a FIFO output-ready flag is LOW, the next data
word is sent to the FIFO output register automatically by the
LOW-to-HIGH transition of the port clock that sets the output-
ready flag HIGH. When the output-ready flag is HIGH, an
available data word is clocked to the FIFO output register only
when a FIFO read is selected by the port’s chip select, write/
read select, enable, and mailbox select.
SYNCHRONIZED FIFO FLAGS
Each FIFO is synchronized to its port clock through at
least two flip-flop stages. This is done to improve flag-signal
reliability by reducing the probability of metastable events
when CLKA and CLKB operate asynchronously to one an-
other. ORA,
AEA, IRA, and AFA are synchronized to CLKA.
ORB,
AEB, IRB, and AFB are synchronized to CLKB. Tables
4 and 5 show the relationship of each port flag to FIFO1 and
FIF02.


Similar Part No. - IDT723632L20PQF

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT723632 IDT-IDT723632 Datasheet
188Kb / 24P
   CMOS SyncBiFIFO
More results

Similar Description - IDT723632L20PQF

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
IDT723622 RENESAS-IDT723622 Datasheet
370Kb / 25P
   CMOS SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
FEBRUARY 2015
logo
Integrated Device Techn...
IDT72V3622 IDT-IDT72V3622 Datasheet
217Kb / 29P
   3.3 VOLT CMOS SyncBiFIFO 256 x 36 x 2 512 x 36 x 2 1,024 x 36 x 2
logo
Renesas Technology Corp
IDT72V3622 RENESAS-IDT72V3622 Datasheet
385Kb / 30P
   3.3 VOLT CMOS SyncBiFIFOTM 256 x 36 x 2 512 x 36 x 2 1,024 x 36 x 2
FEBRUARY 2015
logo
Sharp Corporation
LH543611 SHARP-LH543611 Datasheet
475Kb / 57P
   512 x 36 x 2 / 1024 x 36 x 2 Synchronous Bidirectional FIFO
logo
Integrated Device Techn...
IDT72V3624 IDT-IDT72V3624 Datasheet
362Kb / 34P
   3.3 VOLT CMOS SyncBiFIFO WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
logo
Renesas Technology Corp
IDT723626 RENESAS-IDT723626 Datasheet
404Kb / 36P
   CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2 1,024 x 36 x 2
MARCH 2018
logo
Integrated Device Techn...
IDT723631 IDT-IDT723631 Datasheet
269Kb / 23P
   CMOS SyncFIFOO 512 x 36, 1024 x 36, 2048 x 36
logo
Renesas Technology Corp
IDT72V3626 RENESAS-IDT72V3626 Datasheet
742Kb / 37P
   3.3 VOLT CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
FEBRUARY 2009
logo
Integrated Device Techn...
IDT72V3626 IDT-IDT72V3626 Datasheet
329Kb / 36P
   3.3 VOLT CMOS TRIPLE BUS SyncFIFO WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
IDT723612 IDT-IDT723612 Datasheet
350Kb / 29P
   BiCMOS SyncBiFIFOO 64 x 36 x 2
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com