Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IDT72811L15TF Datasheet(PDF) 6 Page - Integrated Device Technology

Part # IDT72811L15TF
Description  DUAL CMOS SyncFIFO
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72811L15TF Datasheet(HTML) 6 Page - Integrated Device Technology

Back Button IDT72811L15TF Datasheet HTML 2Page - Integrated Device Technology IDT72811L15TF Datasheet HTML 3Page - Integrated Device Technology IDT72811L15TF Datasheet HTML 4Page - Integrated Device Technology IDT72811L15TF Datasheet HTML 5Page - Integrated Device Technology IDT72811L15TF Datasheet HTML 6Page - Integrated Device Technology IDT72811L15TF Datasheet HTML 7Page - Integrated Device Technology IDT72811L15TF Datasheet HTML 8Page - Integrated Device Technology IDT72811L15TF Datasheet HTML 9Page - Integrated Device Technology IDT72811L15TF Datasheet HTML 10Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 16 page
background image
6
Commercial And Industrial Temperature Range
IDT72801/728211/72821/72831/72841/72851
When either of the two Read Enable
RENA1, RENA2 (RENB1, RENB2)
associated with FIFO A (B) is HIGH, the output register holds the previous data
and no new data is allowed to be loaded into the register.
WhenallthedatahasbeenreadfromFIFOA(B),theEmptyFlag
EFA(EFB)
willgoLOW,inhibitingfurtherreadoperations. Onceavalidwriteoperationhas
been accomplished,
EFA(EFB) will go HIGH after tREF and a valid read can
begin. The Read Enables
RENA1, RENA2(RENB1, RENB2)areignoredwhen
FIFO A (B) is empty.
OutputEnable(
OEA,OEB)—WhenOutputEnableOEA(OEB)isenabled
(LOW),theparalleloutputbuffersofFIFOA(B)receivedatafromtheirrespective
output register. When Output Enable
OEA(OEB) is disabled (HIGH), the QA
(QB) output data bus is in a high-impedance state.
Write Enable 2/Load (WENA2/
LDA, WENB2/LDB) — This is a dual-
purpose pin. FIFO A (B) is configured at Reset to have programmable flags
or to have two write enables, which allows depth expansion. If WENA2/
LDA
(WENB2/
LDB) issetHIGHatResetRSA=LOW(RSB = LOW),thispinoperates
as a second write enable pin.
If FIFO A (B) is configured to have two write enables, when Write Enable
1
WENA1(WENB1)isLOWandWENA2/LDA(WENB2/LDB)isHIGH,datacanbe
loaded into the input register and RAM array on the LOW-to-HIGH transition
of every Write Clock WCLKA (WCLKB). Data is stored in the array sequentially
and independently of any ongoing read operation.
In this configuration, when
WENA1(WENB1)isHIGHand/orWENA2/LDA
(WENB2/
LDB)isLOW,theinputregisterofArrayAholdsthepreviousdataand
no new data is allowed to be loaded into the register.
To prevent data overflow, the Full Flag
FFA (FFB) will go LOW, inhibiting
further write operations. Upon the completion of a valid read cycle,
FFA(FFB)
will go HIGH after tWFF, allowing a valid write to begin.
WENA1, (WENB1)and
WENA2/
LDA (WENB2/LDB) are ignored when the FIFO is full.
FIFO A (B) is configured to have programmable flags when the WENA2/
LDA(WENB2/LDB)issetLOWatResetRSA = LOW(RSB=LOW). EachFIFO
contains four 8-bit offset registers which can be loaded with data on the inputs,
or read on the outputs. See Figure 3 for details of the size of the registers and
the default values.
If FIFO A (B) is configured to have programmable flags, when the
WENA1
(
WENB1) and WENA2/LDA (WENB2/LDB) are set LOW, data on the DA (DB)
inputs are written into the Empty (Least Significant Bit) Offset register on the first
LOW-to-HIGH transition of the WCLKA (WCLKB). Data are written into the
Empty (Most Significant Bit) Offset register on the second LOW-to-HIGH
transitionofWCLKA(WCLKB),intotheFull(LeastSignificantBit)Offsetregister
on the third transition, and into the Full (Most Significant Bit) Offset register on
the fourth transition. The fifth transition of WCLKA (WCLKB) again writes to the
Empty (Least Significant Bit) Offset register.
However, writing all offset registers does not have to occur at one time. One
ortwooffsetregisterscanbewrittenandthenbybringing
LDA(LDB)HIGH,FIFO
A (B) is returned to normal read/write operation. When
LDA(LDB) is set LOW,
and
WENA1(WENB1)isLOW,thenextoffsetregisterinsequenceiswritten.
ThecontentsoftheoffsetregisterscanbereadontheQA(QB)outputs when
WENA2/
LDA(WENB2/LDB)issetLOWandbothReadEnablesRENA1,RENA2
(
RENB1,RENB2)aresetLOW. DatacanbereadontheLOW-to-HIGHtransition
of the Read Clock RCLKA (RCLKB).
SIGNAL DESCRIPTIONS
FIFO A and FIFO B are identical in every respect. The following description
explainstheinteractionofinputandoutputsignalsforFIFOA.Thecorrespond-
ing signal names for FIFO B are provided in parentheses.
INPUTS:
Data In (DA0 – DA8, DB0 – DB8)
DA0-DA8aretheninedatainputs
for memory array A. DB0 - DB8 are the nine data inputs for memory array B.
CONTROLS:
Reset
(RSA, RSB)—ResetofFIFOA(B)isaccomplishedwheneverRSA
(
RSB) input is taken to a LOW state. During Reset, the internal read and write
pointersassociatedwiththeFIFOaresettothefirstlocation.AResetisrequired
afterpower-upbeforeawriteoperationcantakeplace. TheFullFlag
FFA(FFB)
and Programmable Almost-Full flag
PAFA(PAFB) will be reset to HIGH after
tRSF. TheEmptyFlag
EFA(EFB)andProgrammableAlmost-EmptyflagPAEA
(
PAEB) will be reset to LOW after tRSF. During Reset, the output register is
initializedtoallzerosandtheoffsetregistersareinitializedtotheirdefaultvalues.
Write Clock (WCLKA, WCLKB) — A write cycle to Array A (B) is
initiated on the LOW-to-HIGH transition of WCLKA (WCLKB). Data setup
and hold times must be met with respect to the LOW-to-HIGH transition of
WCLKA (WCLKB). The Full Flag
FFA(FFB) and Programmable Almost-Full
flag
PAFA(PAFB)aresynchronizedwithrespecttotheLOW-to-HIGHtransition
of the Write Clock WCLKA (WCLKB).
The Write and Read Clocks can be asynchronous or coincident.
Write Enable 1 (
WENA1, WENB1) — If FIFO A (B) is configured for
programmable flags,
WENA1 (WENB1) is the only enable control pin. In this
configuration, when
WENA1(WENB1)isLOW,datacanbeloadedintotheinput
register of RAM Array A (B) on the LOW-to-HIGH transition of every Write Clock
WCLKA (WCLKB). Data is stored in Array A (B) sequentially and independently
of any ongoing read operation.
Inthisconfiguration,when
WENA1(WENB1)isHIGH,theinputregisterholds
the previous data and no new data is allowed to be loaded into the register.
If the FIFO is configured to have two write enables, which allows for depth
expansion. See Write Enable 2 paragraph below for operation in this
configuration.
To prevent data overflow,
FFA (FFB) will go LOW, inhibiting further write
operations. Upon the completion of a valid read cycle, the
FFA(FFB)willgoHIGH
after tWFF, allowing a valid write to begin.
WENA1(WENB1)isignoredwhenFIFO
A (B) is full.
Read Clock (RCLKA, RCLKB) — Data can be read from Array A (B) on
the LOW-to-HIGH transition of RCLKA (RCLKB). The Empty Flag
EFA(EFB)
and Programmable Almost-Empty Flag
PAEA(PAEB) are synchronized with
respect to the LOW-to-HIGH transition of RCLKA (RCLKB).
The Write and Read Clocks can be asynchronous or coincident.
Read Enables (
RENA1, RENA2, RENB1, RENB2) — When both Read
Enables
RENA1, RENA2 (RENB1, RENB2) are LOW, data is read from Array
A (B) to the output register on the LOW-to-HIGH transition of the Read Clock
RCLKA (RCLKB).


Similar Part No. - IDT72811L15TF

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72811L15PF IDT-IDT72811L15PF Datasheet
231Kb / 21P
   DUAL CMOS SyncFIFO
More results

Similar Description - IDT72811L15TF

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72811 IDT-IDT72811 Datasheet
231Kb / 21P
   DUAL CMOS SyncFIFO
IDT72801 IDT-IDT72801_13 Datasheet
344Kb / 10P
   DUAL CMOS SyncFIFO
IDT72805LB IDT-IDT72805LB_16 Datasheet
265Kb / 26P
   CMOS DUAL SyncFIFO
logo
Renesas Technology Corp
IDT72805LB RENESAS-IDT72805LB Datasheet
416Kb / 27P
   CMOS DUAL SyncFIFO™
MARCH 2018
logo
Integrated Device Techn...
IDT72V801 IDT-IDT72V801 Datasheet
150Kb / 16P
   3.3 VOLT DUAL CMOS SyncFIFO?
IDT72420 IDT-IDT72420_05 Datasheet
97Kb / 11P
   CMOS SyncFIFO
IDT72V805 IDT-IDT72V805_16 Datasheet
200Kb / 26P
   3.3 VOLT CMOS DUAL SyncFIFO
IDT72V801 IDT-IDT72V801_14 Datasheet
166Kb / 16P
   3.3 VOLT DUAL CMOS SyncFIFO
IDT72421 IDT-IDT72421_13 Datasheet
291Kb / 14P
   CMOS SyncFIFO
IDT72420 IDT-IDT72420_13 Datasheet
258Kb / 11P
   CMOS SyncFIFO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com