Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IDT7132LA20F Datasheet(PDF) 10 Page - Integrated Device Technology

Part # IDT7132LA20F
Description  HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT7132LA20F Datasheet(HTML) 10 Page - Integrated Device Technology

Back Button IDT7132LA20F Datasheet HTML 3Page - Integrated Device Technology IDT7132LA20F Datasheet HTML 4Page - Integrated Device Technology IDT7132LA20F Datasheet HTML 5Page - Integrated Device Technology IDT7132LA20F Datasheet HTML 6Page - Integrated Device Technology IDT7132LA20F Datasheet HTML 7Page - Integrated Device Technology IDT7132LA20F Datasheet HTML 8Page - Integrated Device Technology IDT7132LA20F Datasheet HTML 9Page - Integrated Device Technology IDT7132LA20F Datasheet HTML 10Page - Integrated Device Technology IDT7132LA20F Datasheet HTML 11Page - Integrated Device Technology  
Zoom Inzoom in Zoom Outzoom out
 10 / 11 page
background image
IDT7132SA/LA AND IDT7142SA/LA
HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM
MILITARY AND COMMERCIAL TEMPERATURE RANGES
6.02
10
TABLE I — NON-CONTENTION
READ/WRITE CONTROL(4)
Left or Right Port(1)
R/
W
W
W
W
W CE
CE
CE
CE
CE
OE
OE
OE
OE
OE
D0–7
Function
X
H
X
Z
Port Disabled and in Power-
Down Mode, ISB2 or ISB4
XH
X
Z
CER = CEL = VIH, Power-Down
Mode, ISB1 or ISB3
L
L
X
DATAIN
Data Written Into Memory
(2)
H
L
L
DATAOUT Data in Memory Output on Port
(3)
H
L
H
Z
High Impedance Outputs
NOTES:
2654 tbl 12
1. A0L – A10L
≠ A0R – A10R.
2. If
BUSY = L, data is not written.
3. If
BUSY = L, data may not be valid, see tWDD and tDDD timing.
4. 'H' = VIH, 'L' = VIL, 'X' = DON’T CARE, 'Z' = High-impedance.
FUNCTIONAL DESCRIPTION
The IDT7132/IDT7142 provides two ports with separate
control, address and I/O pins that permit independent access
for reads or writes to any location in memory. The IDT7132/
IDT7142 has an automatic power down feature controlled by
CE. The CE controls on-chip power down circuitry that
permits the respective port to go into a standby mode when
not selected (
CE = VIL). When a port is enabled, access to the
entire memory array is permitted.
BUSY LOGIC
Busy Logic provides a hardware indication that both ports of
the RAM have accessed the same location at the same time.
It also allows one of the two accesses to proceed and signals
the other side that the RAM is “Busy”. The busy pin can then
be used to stall the access until the operation on the other
side is completed. If a write operation has been attempted
from the side that receives a busy indication, the write signal
is gated internally to prevent the write from proceeding.
The use of busy logic is not required or desirable for all
applications. In some cases it may be useful to logically OR
the busy outputs together and use any busy indication as an
interrupt source to flag the event of an illegal or illogical
operation. If the write inhibit function of busy logic is not
desirable, the busy logic can be disabled by placing the part
in slave mode with the M/
S pin. Once in slave mode the
BUSY pin operates solely as a write inhibit input pin. Normal
operation can be programmed by tying the
BUSY pins High.
If desired, unintended write operations can be prevented to
a port by tying the busy pin for that port low.
The busy outputs on the IDT7132/IDT7142 RAM in master
mode, are pull-up type outputs and do not require pull up
resistors to operate. If these RAMs are being expanded in
depth, then the busy indication for the resulting array re-
quires the use of an external AND gate.
TRUTH TABLES
TABLE II — ADDRESS BUSY ARBITRATION
Inputs
Outputs
A0L-A10L
CE
CE
CE
CE
CEL
CE
CE
CE
CE
CER A0R-A10R BUSY
BUSY
BUSY
BUSY
BUSYL(1) BUSY
BUSY
BUSY
BUSY
BUSYR(1)
Function
XX
NO MATCH
H
H
Normal
HX
MATCH
H
H
Normal
XH
MATCH
H
H
Normal
LL
MATCH
(2)
(2)
Write Inhibit
(3)
2654 tbl 13
NOTES:
1. Pins
BUSYL and BUSYR are both outputs for IDT7130 (master). Both are
inputs for IDT7140 (slave).
BUSYX outputs on the IDT7130 are open
drain, not push-pull outputs. On slaves the
BUSYX input internally inhibits
writes.
2. 'L' if the inputs to the opposite port were stable prior to the address and
enable inputs of this port. 'H' if the inputs to the opposite port became
stable after the address and enable inputs of this port. If tAPS is not met,
either
BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs can
not be low simultaneously.
3. Writes to the left port are internally ignored when
BUSYL outputs are
driving Low regardless of actual logic level on the pin. Writes to the right
port are internally ignored when
BUSYR outputs are driving Low regard-
less of actual logic level on the pin.


Similar Part No. - IDT7132LA20F

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT7132LA20F IDT-IDT7132LA20F Datasheet
255Kb / 16P
   HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
IDT7132LA20FB IDT-IDT7132LA20FB Datasheet
255Kb / 16P
   HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
IDT7132LA20FI IDT-IDT7132LA20FI Datasheet
255Kb / 16P
   HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
More results

Similar Description - IDT7132LA20F

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT7132SA IDT-IDT7132SA_15 Datasheet
203Kb / 16P
   HIGH SPEED 2K x 8 DUAL PORT STATIC RAM
IDT71321SA IDT-IDT71321SA_08 Datasheet
143Kb / 17P
   HIGH SPEED 2K X 8 DUAL-PORT STATIC RAM
IDT7132SA IDT-IDT7132SA_18 Datasheet
169Kb / 16P
   HIGH SPEED 2K x 8 DUAL PORT STATIC RAM
IDT71321SA IDT-IDT71321SA_18 Datasheet
184Kb / 18P
   HIGH SPEED 2K X 8 DUAL-PORT STATIC RAM
7132SA100J IDT-7132SA100J Datasheet
292Kb / 16P
   HIGH SPEED 2K x 8 DUAL PORT STATIC RAM
7132SA55JI IDT-7132SA55JI Datasheet
292Kb / 16P
   HIGH SPEED 2K x 8 DUAL PORT STATIC RAM
logo
Cypress Semiconductor
CY7C132 CYPRESS-CY7C132_05 Datasheet
562Kb / 18P
   2K x 8 Dual-Port Static RAM
CY7C146 CYPRESS-CY7C146 Datasheet
455Kb / 15P
   2K x 8 Dual-Port Static RAM
CY7C136 CYPRESS-CY7C136 Datasheet
455Kb / 15P
   2K x 8 Dual-Port Static RAM
CY7C132 CYPRESS-CY7C132_12 Datasheet
364Kb / 17P
   2K x 8 Dual-Port Static RAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com