Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IDT72402L15DB Datasheet(PDF) 4 Page - Integrated Device Technology

Part # IDT72402L15DB
Description  CMOS PARALLEL FIFO 64 x 4-BIT AND 64 x 5-BIT
Download  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72402L15DB Datasheet(HTML) 4 Page - Integrated Device Technology

  IDT72402L15DB Datasheet HTML 1Page - Integrated Device Technology IDT72402L15DB Datasheet HTML 2Page - Integrated Device Technology IDT72402L15DB Datasheet HTML 3Page - Integrated Device Technology IDT72402L15DB Datasheet HTML 4Page - Integrated Device Technology IDT72402L15DB Datasheet HTML 5Page - Integrated Device Technology IDT72402L15DB Datasheet HTML 6Page - Integrated Device Technology IDT72402L15DB Datasheet HTML 7Page - Integrated Device Technology IDT72402L15DB Datasheet HTML 8Page - Integrated Device Technology IDT72402L15DB Datasheet HTML 9Page - Integrated Device Technology  
Zoom Inzoom in Zoom Outzoom out
 4 / 9 page
background image
5.01
4
IDT72401, IDT72402, IDT72403, IDT72404
CMOS PARALLEL FIFO 64 x 4-BIT AND 64 x 5-BIT
MILITARY AND COMMERCIAL TEMPERATURE RANGES
AC TEST CONDITIONS
Input Pulse Levels
GND to 3.0V
Input Rise/Fall Times
3ns
Input Timing Reference Levels
1.5V
Output Reference Levels
1.5V
Output Load
See Figure 1
2747 tbl 07
2747 drw 05
GND
3.0V
90%
10%
90%
10%
<3ns
<3ns
ALL INPUT PULSES:
SIGNAL DESCRIPTIONS
INPUTS:
DATA INPUT (D0-3, 4)
Data input lines. The IDT72401 and IDT72403 have a 4-bit
data input. The IDT72402 and IDT72404 have a 5-bit data
input.
CONTROLS:
SHIFT IN (SI)
Shift In controls the input of the data into the FIFO. When
SI is HIGH, data can be written to the FIFO via the D0-3, 4 lines.
SHIFT OUT (SO)
Shift Out controls the output of data of the FIFO. When SO
is HIGH, data can be read from the FIFO via the Data Output
(Q0-3, 4) lines.
MASTER RESET (MR)
Master Reset clears the FIFO of any data stored within.
Upon power up, the FIFO should be cleared with a Master
Reset. Master Reset is active LOW.
INPUT READY (IR)
When Input Ready is HIGH, the FIFO is ready for new input
data to be written to it. When IR is LOW the FIFO is unavailable
for new input data. Input Ready is also used to cascade many
FlFOs together, as shown in Figures 10 and 11 in the Applica-
tions section.
OUTPUT READY (OR)
When Output Ready is HIGH, the output (Q0-3, 4) contains
valid data. When OR is LOW, the FIFO is unavailable for new
output data. Output Ready is also used to cascade many
FlFOs together, as shown in Figures 10 and 11.
OUTPUT ENABLE (OE) (IDT72403 AND IDT72404 ONLY)
Output enable is used to read FIFO data onto a bus. Output
Enable is active LOW.
*Including scope and jig
Figure 1. AC Test Load
circuit
OUTPUTS:
DATA OUTPUT (Q0-3, 4)
Data Output lines. The IDT72401 and IDT72403 have a 4-
bit data output. The IDT72402 and IDT72404 have a 5-bit data
output.
FUNCTIONAL DESCRIPTION
These 64 x 4 and 64 x 5 FIFOs are designed using a dual
port RAM architecture as opposed to the traditional shift
register approach. This FIFO architecture has a write pointer,
a read pointer and control logic, which allow simultaneous
read and write operations. The write pointer is incremented by
the falling edge of the Shift In (Sl) control; the read pointer is
incremented by the falling edge of the Shift Out (SO). The
Input Ready (IR) signals when the FIFO has an available
memory location; Output Ready (OR) signals when there is
valid data on the output. Output Enable (OE) provides the
capability of three-stating the FIFO outputs.
FIFO Reset
The FIFO must be reset upon power up using the Master
Reset (MR) signal. This causes the FlFO to enter an empty
state, signified by Output Ready (OR) being LOW and Input
Ready (IR) being HIGH. In this state, the data outputs (Q0-3,
4
) will be LOW.
Data Input
Data is shifted in on the LOW-to-HlGH transition of Shift In
(Sl). This loads input data into the first word location of the
FIFO and causes Input Ready to go LOW. On the HlGH-to-
LOW transition of Shift In, the write pointer is moved to the next
word position and Input Ready (IR) goes HIGH, indicating the
readiness to accept new data. If the FIFO is full, Input Ready
will remain LOW until a word of data is shifted out.
560
30pF*
1.1K
5V
OUTPUT
2747 drw 06
or equivalent


Similar Part No. - IDT72402L15DB

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72401 IDT-IDT72401 Datasheet
89Kb / 9P
   CMOS PARALLEL FIFO 64 x 4 and 64 x 5
logo
Renesas Technology Corp
IDT72401 RENESAS-IDT72401 Datasheet
320Kb / 10P
   CMOS PARALLEL FIFO
JUNE 2012
logo
Integrated Device Techn...
IDT72401L10D IDT-IDT72401L10D Datasheet
89Kb / 9P
   CMOS PARALLEL FIFO 64 x 4 and 64 x 5
IDT72401L10DB IDT-IDT72401L10DB Datasheet
89Kb / 9P
   CMOS PARALLEL FIFO 64 x 4 and 64 x 5
IDT72401L10P IDT-IDT72401L10P Datasheet
89Kb / 9P
   CMOS PARALLEL FIFO 64 x 4 and 64 x 5
More results

Similar Description - IDT72402L15DB

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72401 IDT-IDT72401_05 Datasheet
89Kb / 9P
   CMOS PARALLEL FIFO 64 x 4 and 64 x 5
IDT72413 IDT-IDT72413 Datasheet
104Kb / 11P
   CMOS PARALLEL 64 x 5-BIT FIFO WITH FLAGS
logo
Cypress Semiconductor
CY7C401 CYPRESS-CY7C401 Datasheet
270Kb / 13P
   64 x 4 Cascadable FIFO / 64 x 5 Cascadable FIFO
logo
Renesas Technology Corp
IDT72413 RENESAS-IDT72413 Datasheet
384Kb / 11P
   CMOS PARALLEL FIFO WITH FLAGS 64 x 5
JUNE 2012
logo
NXP Semiconductors
74HC7404 PHILIPS-74HC7404 Datasheet
131Kb / 28P
   5-Bit x 64-word FIFO register; 3-state
September 1993
74HC7403 PHILIPS-74HC7403 Datasheet
163Kb / 28P
   4-Bit x 64-word FIFO register; 3-state
September 1993
74HC7403-Q100 NXP-74HC7403-Q100 Datasheet
299Kb / 32P
   4-bit x 64-word FIFO register; 3-state
Rev. 1-21 September 2012
logo
Sharp Corporation
LH5481 SHARP-LH5481 Datasheet
125Kb / 16P
   Cascadable 64 x 8 FIFO Cascadable 64 x 9 FIFO
logo
Cypress Semiconductor
CY7C408A-409A CYPRESS-CY7C408A-409A Datasheet
344Kb / 16P
   64 x 8 Cascadable FIFO 64 x 9 Cascadable FIFO
logo
Advanced Micro Devices
C67401 AMD-C67401 Datasheet
450Kb / 9P
   FIRST - IN FIRST - OUT (FIFO) 64 X 4, 64 X 5 CASCADABLE MEMORY
More results


Html Pages

1 2 3 4 5 6 7 8 9


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com