Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IDT79RV3081E-50JB Datasheet(PDF) 10 Page - Integrated Device Technology

Part # IDT79RV3081E-50JB
Description  RISController with FPA
Download  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT79RV3081E-50JB Datasheet(HTML) 10 Page - Integrated Device Technology

Back Button IDT79RV3081E-50JB Datasheet HTML 6Page - Integrated Device Technology IDT79RV3081E-50JB Datasheet HTML 7Page - Integrated Device Technology IDT79RV3081E-50JB Datasheet HTML 8Page - Integrated Device Technology IDT79RV3081E-50JB Datasheet HTML 9Page - Integrated Device Technology IDT79RV3081E-50JB Datasheet HTML 10Page - Integrated Device Technology IDT79RV3081E-50JB Datasheet HTML 11Page - Integrated Device Technology IDT79RV3081E-50JB Datasheet HTML 12Page - Integrated Device Technology IDT79RV3081E-50JB Datasheet HTML 13Page - Integrated Device Technology IDT79RV3081E-50JB Datasheet HTML 14Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 38 page
background image
5.5
10
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
PIN DESCRIPTION (Continued):
PIN NAME
I/O
DESCRIPTION
ALE
I/O
Address Latch Enable: Used to indicate that the A/D bus contains valid address information for the bus
transaction. This signal is used by external logic to capture the address for the transfer, typically using
transparent latches.
During cache coherency operations, the R3081 monitors ALE at the start of a DMA write, to capture the write
target address for potential data cache invalidates.
Rd
O
Read: An output which indicates that the current bus transaction is a read.
Wr
I/O
Write: An output which indicates that the current bus transaction is a write. During coherent DMA, this input
indicates that the current transfer is a write.
DataEn
O
External Data Enable: This signal indicates that the A/D bus is no longer being driven by the processor during
read cycles, and thus the external memory system may enable the drivers of the memory system onto this bus
without having a bus conflict occur. During write cycles, or when no bus transaction is occurring, this signal is
negated, thus disabling the external memory drivers
Burst/
O
Burst Transfer/Write Near: On read transactions, the
Burst signal indicates that the current bus read is
WrNear
requesting a block of four contiguous words from memory. This signal is asserted only in read cycles due to
cache misses; it is asserted for all I-Cache miss read cycles, and for D-Cache miss read cycles if quad word refill
is currently selected.
On write transactions, the
WrNear output tells the external memory system that the bus interface unit is
performing back-to-back write transactions to an address within the same 512 word page as the prior write
transaction. This signal is useful in memory systems which employ page mode or static column DRAMs, and
allows near writes to be retired quickly.
Ack
I
Acknowledge: An input which indicates to the device that the memory system has sufficiently processed the
bus transaction, and that the CPU may either terminate the write cycle or process the read data from this read
transfer.
During Coherent DMA, this input indicates that the current write transfer is completed, and that the internal
invalidation address counter should be incremented.
RdCEn
I
Read Buffer Clock Enable: An input which indicates to the device that the memory system has placed valid
data on the A/D bus, and that the processor may move the data into the on-chip Read Buffer.
SysClk
O
System Reference Clock: An output from the CPU which reflects the timing of the internal processor "Sys"
clock. This clock is used to control state transitions in the read buffer, write buffer, memory controller, and bus
interface unit. This clock will either be at the same frequency as the CPU execution rate clock, or at one-half
that frequency, as selected during reset.
BusReq
I
DMA Arbiter Bus Request: An input to the device which requests that the CPU tri-state its bus interface signals
so that they may be driven by an external master.
BusGnt
O
DMA Arbiter Bus Grant. An output from the CPU used to acknowledge that a
BusReq has been detected, and
that the bus is relinquished to the external master.
IvdReq
I
Invalidate Request. An input provided by an external DMA controller to request that the CPU invalidate the
Data Cache line corresponding to the current DMA write target address. This signal is the same pin as Diag(0)
CohReq
I
Coherent DMA Request. An input used by the external DMA controller to indicate that the requested DMA
operations could involve hardware cache coherency. This signal is the Rsvd(0) of the R3051.
SBrCond(3:2)
I
Branch Condition Port: These external signals are internally connected to the CPU signals CpCond(3:0).
BrCond(0)
These signals can be used by the branch on co-processor condition instructions as input ports. There are two
types of Branch Condition inputs: the SBrCond inputs have special internal logic to synchronize the inputs, and
thus may be driven by asynchronous agents. The direct Branch Condition inputs must be driven synchronously.
Note that BrCond(1) is used by the internal FPA, and thus is not available on an external pin.
BusError
I
Bus Error: Input to the bus interface unit to terminate a bus transaction due to an external bus error. This signal
is only sampled during read and write operations. If the bus transaction is a read operation, then the CPU will
take a bus error exception.
2889 tbl 03


Similar Part No. - IDT79RV3081E-50JB

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT79RV3041 IDT-IDT79RV3041 Datasheet
390Kb / 34P
   INTEGRATED RISController??FOR LOW-COST SYSTEMS
IDT79RV3041 IDT-IDT79RV3041 Datasheet
271Kb / 34P
   INTEGRATED RISController??FOR LOW-COST SYSTEMS
IDT79RV3041-16 IDT-IDT79RV3041-16 Datasheet
390Kb / 34P
   INTEGRATED RISController??FOR LOW-COST SYSTEMS
IDT79RV3041-20 IDT-IDT79RV3041-20 Datasheet
390Kb / 34P
   INTEGRATED RISController??FOR LOW-COST SYSTEMS
IDT79RV3041-25 IDT-IDT79RV3041-25 Datasheet
390Kb / 34P
   INTEGRATED RISController??FOR LOW-COST SYSTEMS
More results

Similar Description - IDT79RV3081E-50JB

ManufacturerPart #DatasheetDescription
logo
Vicor Corporation
F48P24A-V12-19 VICOR-F48P24A-V12-19 Datasheet
268Kb / 4P
   FPA Evaluation Board
logo
Integrated Device Techn...
IDT79R3041 IDT-IDT79R3041 Datasheet
390Kb / 34P
   INTEGRATED RISController??FOR LOW-COST SYSTEMS
IDT79R3041 IDT-IDT79R3041_08 Datasheet
271Kb / 34P
   INTEGRATED RISController??FOR LOW-COST SYSTEMS
IDT79R4650 IDT-IDT79R4650 Datasheet
533Kb / 25P
   Low-Cost 64-bit RISController w/DSP Capability
logo
Renesas Technology Corp
IDT79RC4640 RENESAS-IDT79RC4640 Datasheet
780Kb / 24P
   Low-Cost Embedded 64-bit RISController w/ DSP Capability
December 5, 2008
logo
Integrated Device Techn...
IDT79RC4650 IDT-IDT79RC4650 Datasheet
659Kb / 25P
   Low-Cost 64-bit RISController w/DSP Capability
79RC32364 IDT-79RC32364 Datasheet
481Kb / 21P
   RISController Embedded 32-bit Microprocessor, based on RISCore32300
IDT79R4640 IDT-IDT79R4640 Datasheet
205Kb / 23P
   Low-Cost Embedded 64-bit RISController w/ DSP Capability
IDT79RC4640 IDT-IDT79RC4640_08 Datasheet
594Kb / 23P
   Low-Cost Embedded 64-bit RISController w/ DSP Capability
logo
VITALCONN ELECTRONICS H...
J21TG07K1NP01 VITALCONN-J21TG07K1NP01 Datasheet
479Kb / 3P
   RJ45 WITH SINGLE USB3.0 , WITH SINGLE TYPE C , WITH LEDs WITH MAGNETIC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com