Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IDT79RV3081E-40PFB Datasheet(PDF) 5 Page - Integrated Device Technology

Part # IDT79RV3081E-40PFB
Description  RISController with FPA
Download  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT79RV3081E-40PFB Datasheet(HTML) 5 Page - Integrated Device Technology

  IDT79RV3081E-40PFB Datasheet HTML 1Page - Integrated Device Technology IDT79RV3081E-40PFB Datasheet HTML 2Page - Integrated Device Technology IDT79RV3081E-40PFB Datasheet HTML 3Page - Integrated Device Technology IDT79RV3081E-40PFB Datasheet HTML 4Page - Integrated Device Technology IDT79RV3081E-40PFB Datasheet HTML 5Page - Integrated Device Technology IDT79RV3081E-40PFB Datasheet HTML 6Page - Integrated Device Technology IDT79RV3081E-40PFB Datasheet HTML 7Page - Integrated Device Technology IDT79RV3081E-40PFB Datasheet HTML 8Page - Integrated Device Technology IDT79RV3081E-40PFB Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 38 page
background image
5.5
5
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
simple handshake signals to process CPU read and write
requests. In addition to the read and write interface, the R3051
family incorporates a DMA arbiter, to allow an external master
to control the external bus.
The R3081 also supports hardware based cache coherency
during DMA writes. The R3081 can invalidate a specified line
of data cache, or in fact can perform burst invalidations during
burst DMA writes.
The R3081 incorporates a 4-deep write buffer to decouple
the speed of the execution engine from the speed of the
memory system. The write buffers capture and FIFO processor
address and data information in store operations, and present
it to the bus interface as write transactions at the rate the
memory system can accommodate.
The R3081 read interface performs both single datum
reads and quad word reads. Single reads work with a simple
handshake, and quad word reads can either utilize the simple
handshake (in lower performance, simple systems) or utilize
a tighter timing mode when the memory system can burst data
at the processor clock rate. Thus, the system designer can
choose to utilize page or nibble mode DRAMs (and possibly
use interleaving, if desired, in high-performance systems), or
use simpler techniques to reduce complexity.
In order to accommodate slower quad word reads, the
R3081 incorporates a 4-deep read buffer FIFO, so that the
external interface can queue up data within the processor
before releasing it to perform a burst fill of the internal caches.
The R3081 is R3051 superset compatible in its bus interface.
Specifically, the R3081 has additional support to simplify the
design of very high frequency systems. This support includes
the ability to run the bus interface at one-half the processor
execution rate, as well as the ability to slow the transitions
between reads and writes to provide extra buffer disable time
for the memory interface. However, it is still possible to design
a system which, with no modification to the PC Board or
software, can accept either an R3041, R3051, R3052, R3071,
or R3081.
SYSTEM USAGE
The IDT R3051 family has been specifically designed to
allow a wide variety of memory systems. Low-cost systems
can use slow speed memories and simple controllers, while
other designers may choose to incorporate higher frequencies,
faster memories, and techniques such as DMA to achieve
maximum performance. The R3081 includes specific support
for high perfromance systems, including signals necessary to
implement external secondary caches, and the ability to
perform hardware based cache coherency in multi-master
systems.
Figure 6 shows a typical system implementation.
Transparent latches are used to de-multiplex the R3081
address and data busses from the A/D bus. The data paths
between the memory system elements and the A/D bus is
managed by simple octal devices. A small set of simple PALs
is used to control the various data path elements, and to
control the handshake between the memory devices and the
CPU.
Depending on the cost vs. performance tradeoffs appropriate
to a given application, the system design engineer could
include true burst support from the DRAM to provide for high-
performance cache miss processing, or utilize a simpler,
lower performance memory system to reduce cost and simplify
the design. Similarly, the system designer could choose to
implement techniques such as external secondary cache, or
DMA, to further improve system performance.
DEVELOPMENT SUPPORT
The IDT R3051 family is supported by a rich set of
development tools, ranging from system simulation tools
through PROM monitor and debug support, applications
software and utility libraries, logic analysis tools, sub-system
modules, and shrink wrap operating systems. The R3081,
which is pin and software compatible with the R3051, can
directly utilize these existing tools to reduce time to market.
Figure 7 is an overview of the system development process
typically used when developing R3051 family applications.
The R3051 family is supported in all phases of project
development. These tools allow timely, parallel development
of hardware and software for R3051 family applications, and
include tools such as:
Optimizing compilers from MIPS, the acknowledged leader
in optimizing compiler technology.
Cross development tools, available in a variety of
development environments.
The IDT Evaluation Board, which includes RAM, EPROM,
I/O, and the IDT PROM Monitor.
IDT/sim, which implements a full prom monitor
(diagnostics, remote debug support, peek/poke, etc.).
IDT/kit, which implements a run-time support package for
R3051 family systems.
PERFORMANCE OVERVIEW
The R3081 achieves a very high-level of performance. This
performance is based on:
An efficient execution engine. The CPU performs ALU
operations and store operations in a single cycle, and has
an effective load time of 1.3 cycles, and branch execution
rate of 1.5 cycles (based on the ability of the compilers to
avoid software interlocks). Thus, the execution engine
achieves over 35 VUPS performance when operating out
of cache.
A full featured floating point accelerator/co-processor.
The R3081 incorporates an R3010A compatible floating
point accelerator on-chip, with independent ALUs for floating
point add, multiply, and divide. The floating point unit is fully
hardware interlocked, and features overlapped operation
and precise exceptions. The FPA allows floating point
adds, multiplies, and divides to occur concurrently with
each other, as well as concurrently with integer operations.
Large on-chip caches. The R3051 family contains caches
which are substantially larger than those on the majority of
today’s microprocessors. These large caches minimize the
number of bus transactions required, and allow the R3051
family to achieve actual sustained performance very close
to its peak execution rate. The R3081 doubles the cache
available on the R3052, making it a suitable engine for


Similar Part No. - IDT79RV3081E-40PFB

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT79RV3041 IDT-IDT79RV3041 Datasheet
390Kb / 34P
   INTEGRATED RISController??FOR LOW-COST SYSTEMS
IDT79RV3041 IDT-IDT79RV3041 Datasheet
271Kb / 34P
   INTEGRATED RISController??FOR LOW-COST SYSTEMS
IDT79RV3041-16 IDT-IDT79RV3041-16 Datasheet
390Kb / 34P
   INTEGRATED RISController??FOR LOW-COST SYSTEMS
IDT79RV3041-20 IDT-IDT79RV3041-20 Datasheet
390Kb / 34P
   INTEGRATED RISController??FOR LOW-COST SYSTEMS
IDT79RV3041-25 IDT-IDT79RV3041-25 Datasheet
390Kb / 34P
   INTEGRATED RISController??FOR LOW-COST SYSTEMS
More results

Similar Description - IDT79RV3081E-40PFB

ManufacturerPart #DatasheetDescription
logo
Vicor Corporation
F48P24A-V12-19 VICOR-F48P24A-V12-19 Datasheet
268Kb / 4P
   FPA Evaluation Board
logo
Integrated Device Techn...
IDT79R3041 IDT-IDT79R3041 Datasheet
390Kb / 34P
   INTEGRATED RISController??FOR LOW-COST SYSTEMS
IDT79R3041 IDT-IDT79R3041_08 Datasheet
271Kb / 34P
   INTEGRATED RISController??FOR LOW-COST SYSTEMS
IDT79R4650 IDT-IDT79R4650 Datasheet
533Kb / 25P
   Low-Cost 64-bit RISController w/DSP Capability
logo
Renesas Technology Corp
IDT79RC4640 RENESAS-IDT79RC4640 Datasheet
780Kb / 24P
   Low-Cost Embedded 64-bit RISController w/ DSP Capability
December 5, 2008
logo
Integrated Device Techn...
IDT79RC4650 IDT-IDT79RC4650 Datasheet
659Kb / 25P
   Low-Cost 64-bit RISController w/DSP Capability
79RC32364 IDT-79RC32364 Datasheet
481Kb / 21P
   RISController Embedded 32-bit Microprocessor, based on RISCore32300
IDT79R4640 IDT-IDT79R4640 Datasheet
205Kb / 23P
   Low-Cost Embedded 64-bit RISController w/ DSP Capability
IDT79RC4640 IDT-IDT79RC4640_08 Datasheet
594Kb / 23P
   Low-Cost Embedded 64-bit RISController w/ DSP Capability
logo
VITALCONN ELECTRONICS H...
J21TG07K1NP01 VITALCONN-J21TG07K1NP01 Datasheet
479Kb / 3P
   RJ45 WITH SINGLE USB3.0 , WITH SINGLE TYPE C , WITH LEDs WITH MAGNETIC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com