Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CD82C37A Datasheet(PDF) 10 Page - Intersil Corporation

Part # CD82C37A
Description  CMOS High Performance Programmable DMA Controller
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

CD82C37A Datasheet(HTML) 10 Page - Intersil Corporation

Back Button CD82C37A Datasheet HTML 6Page - Intersil Corporation CD82C37A Datasheet HTML 7Page - Intersil Corporation CD82C37A Datasheet HTML 8Page - Intersil Corporation CD82C37A Datasheet HTML 9Page - Intersil Corporation CD82C37A Datasheet HTML 10Page - Intersil Corporation CD82C37A Datasheet HTML 11Page - Intersil Corporation CD82C37A Datasheet HTML 12Page - Intersil Corporation CD82C37A Datasheet HTML 13Page - Intersil Corporation CD82C37A Datasheet HTML 14Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 23 page
background image
4-201
82C37A
Mask Register - Each channel has associated with it a mask
bit which can be set to disable an incoming DREQ. Each
mask bit is set when its associated channel produces an EOP
if the channel is not programmed to Autoinitialize. Each bit of
the 4-bit Mask register may also be set or cleared separately
or simultaneously under software control. The entire register
is also set by a Reset or Master clear. This disables all hard-
ware DMA requests until a Clear Mask Register instruction
allows them to occur. The instruction to separately set or clear
the mask bits is similar in form to that used with the Request
register. Refer to the following diagram and Figure 4 for
details. When reading the Mask register, bits 4-7 will always
read as logical ones, and bits 0-3 will display the mask bits of
channels 0-3, respectively. The 4 bits of the Mask register
may be cleared simultaneously by using the Clear Mask Reg-
ister command (see software commands section).
All four bits of the Mask register may also be written with a
single command.
Status Register - The Status register is available to be read
out of the 82C37A by the microprocessor. It contains
information about the status of the devices at this point. This
information includes which channels have reached a terminal
count and which channels have pending DMA requests. Bits
0-3 are set every time a TC is reached by that channel or an
external EOP is applied. These bits are cleared upon RESET,
Master Clear, and on each Status Read. Bits 4-7 are set
whenever their corresponding channel is requesting service,
regardless of the mask bit state. If the mask bits are set, soft-
ware can poll the Status register to determine which channels
have DREQs, and selectively clear a mask bit, thus allowing
user defined service priority. Status bits 4-7 are updated while
the clock is high, and latched on the falling edge. Status Bits
4-7 are cleared upon RESET or Master Clear.
Temporary Register - The Temporary register is used to
hold data during memory-to-memory transfers. Following the
completion of the transfers, the last byte moved can be read
by the microprocessor. The Temporary register always
contains the last byte transferred in the previous memory-to-
memory operation, unless cleared by a Reset or Master
Clear.
Mask Register
76543210
BIT NUMBER
00
01
10
11
Select Channel 0 mask bit
Select Channel 1 mask bit
Select Channel 2 mask bit
Select Channel 3 mask bit
0
1
Clear mask bit
Set mask bit
76543210
BIT NUMBER
0
1
Clear Channel 0 mask bit
Set Channel 0 mask bit
0
1
Clear Channel 1 mask bit
Set Channel 1 mask bit
0
1
Clear Channel 2 mask bit
Set Channel 2 mask bit
0
1
Clear Channel 3 mask bit
Set Channel 3 mask bit
Don’t Care
Don’t Care,
Write
All Ones,
Read
Status Register
76543210
BIT NUMBER
1
Channel 0 has reached TC
1
Channel 1 has reached TC
1
Channel 2 has reached TC
1
Channel 3 has reached TC
1
Channel 0 request
1
Channel 1 request
1
Channel 2 request
1
Channel 3 request
OPERATION
A3
A2
A1
A0
IOR
IOW
Read Status Register
100001
Write Command Register
100010
Read Request Register
100101
Write Request Register
100110
Read Command Register
101001
Write Single Mask Bit
101010
Read Mode Register
101101
Write Mode Register
101110
Set First/Last F/F
110001
Clear First/Last F/F
110010
Read Temporary Register
110101
Master Clear
110110
Clear Mode Reg. Counter
111001
Clear Mask Register
111010
Read All Mask Bits
111101
Write All Mask Bits
111110
FIGURE 4. SOFTWARE COMMAND CODES AND REGISTER CODES


Similar Part No. - CD82C37A

ManufacturerPart #DatasheetDescription
logo
Harris Corporation
CD82C37A HARRIS-CD82C37A Datasheet
204Kb / 23P
   CMOS High Performance Programmable DMA Controller
logo
Intersil Corporation
CD82C37A INTERSIL-CD82C37A Datasheet
427Kb / 24P
   CMOS High Performance Programmable DMA Controller
logo
Harris Corporation
CD82C37A-12 HARRIS-CD82C37A-12 Datasheet
204Kb / 23P
   CMOS High Performance Programmable DMA Controller
logo
Intersil Corporation
CD82C37A-12 INTERSIL-CD82C37A-12 Datasheet
427Kb / 24P
   CMOS High Performance Programmable DMA Controller
logo
Harris Corporation
CD82C37A-5 HARRIS-CD82C37A-5 Datasheet
204Kb / 23P
   CMOS High Performance Programmable DMA Controller
More results

Similar Description - CD82C37A

ManufacturerPart #DatasheetDescription
logo
Harris Corporation
82C37 HARRIS-82C37 Datasheet
204Kb / 23P
   CMOS High Performance Programmable DMA Controller
logo
Intersil Corporation
82C37A INTERSIL-82C37A_06 Datasheet
427Kb / 24P
   CMOS High Performance Programmable DMA Controller
82C237 INTERSIL-82C237 Datasheet
158Kb / 25P
   CMOS High Performance Programmable DMA Controller
March 1997
HS-82C37ARH INTERSIL-HS-82C37ARH_00 Datasheet
268Kb / 21P
   Radiation Hardened CMOS High Performance Programmable DMA Controller
logo
NEC
UPD8237A NEC-UPD8237A Datasheet
973Kb / 17P
   HIGH-PERFORMANCE PROGRAMMABLE DMA CONTROLLER
logo
Intersil Corporation
HS-82C37ARH INTERSIL-HS-82C37ARH Datasheet
195Kb / 29P
   Radiation Hardened CMOS High Performance Programmable DMA Controller
logo
Harris Corporation
HS-82C37 HARRIS-HS-82C37 Datasheet
253Kb / 28P
   Radiation Hardened CMOS High Performance Programmable DMA Controller
logo
NEC
UPD8257 NEC-UPD8257 Datasheet
608Kb / 11P
   PROGRAMMABLE DMA CONTROLLER
logo
Intel Corporation
M8257 INTEL-M8257 Datasheet
360Kb / 7P
   PROGRAMMABLE DMA CONTROLLER
logo
Advanced Micro Devices
AM8257 AMD-AM8257 Datasheet
519Kb / 8P
   Programmable DMA Controller
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com