Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MD82C59A Datasheet(PDF) 5 Page - Intersil Corporation

Part # MD82C59A
Description  CMOS Priority Interrupt Controller
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

MD82C59A Datasheet(HTML) 5 Page - Intersil Corporation

  MD82C59A Datasheet HTML 1Page - Intersil Corporation MD82C59A Datasheet HTML 2Page - Intersil Corporation MD82C59A Datasheet HTML 3Page - Intersil Corporation MD82C59A Datasheet HTML 4Page - Intersil Corporation MD82C59A Datasheet HTML 5Page - Intersil Corporation MD82C59A Datasheet HTML 6Page - Intersil Corporation MD82C59A Datasheet HTML 7Page - Intersil Corporation MD82C59A Datasheet HTML 8Page - Intersil Corporation MD82C59A Datasheet HTML 9Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 20 page
background image
4-5
Priority Resolver
This logic block determines the priorities of the bits set in the
lRR. The highest priority is selected and strobed into the cor-
responding bit of the lSR during the INTA sequence.
Interrupt Mask Register (IMR)
The lMR stores the bits which disable the interrupt lines to
be masked. The IMR operates on the output of the IRR.
Masking of a higher priority input will not affect the interrupt
request lines of lower priority.
Interrupt (INT)
This output goes directly to the CPU interrupt input. The
VOH level on this line is designed to be fully compatible with
the 8080, 8085, 8086/88, 80C86/88, 80286, and 80C286
input levels.
Interrupt Acknowledge (INTA)
INTA pulses will cause the 82C59A to release vectoring
information onto the data bus. The format of this data
depends on the system mode (
µPM) of the 82C59A.
Data Bus Buffer
This 3-state, bidirectional 8-bit buffer is used to interface the
82C59A to the System Data Bus. Control words and status
information are transferred through the Data Bus Buffer.
Read/Write Control Logic
The function of this block is to accept output commands from
the CPU. It contains the Initialization Command Word (lCW)
registers and Operation Command Word (OCW) registers
which store the various control formats for device operation.
This function block also allows the status of the 82C59A to
be transferred onto the Data Bus.
Chip Select (CS)
A LOW on this input enables the 82C59A. No reading or
writing of the device will occur unless the device is selected.
Write (WR)
A LOW on this input enables the CPU to write control words
(lCWs and OCWs) to the 82C59A.
Read (RD)
A LOW on this input enables the 82C59A to send the status
of the Interrupt Request Register (lRR), In-Service Register
(lSR), the Interrupt Mask Register (lMR), or the interrupt
level (in the poll mode) onto the Data Bus.
A0
This input signal is used in conjunction with WR and RD sig-
nals to write commands into the various command registers,
as well as to read the various status registers of the chip.
This line can be tied directly to one of the system address
lines.
The Cascade Buffer/Comparator
This function block stores and compares the IDs of all
82C59As used in the system. The associated three I/O pins
(CAS0 - 2) are outputs when the 82C59A is used as a mas-
ter and are inputs when the 82C59A is used as a slave. As a
master, the 82C59A sends the ID of the interrupting slave
device onto the CAS0 - 2 lines. The slave, thus selected will
send its preprogrammed subroutine address onto the Data
Bus during the next one or two consecutive INTA pulses.
(See section “Cascading the 82C59A”.)
Interrupt Sequence
The powerful features of the 82C59A in a microcomputer
system are its programmability and the interrupt routine
addressing capability. The latter allows direct or indirect
jumping to the specified interrupt routine requested without
any polling of the interrupting devices. The normal sequence
of events during an interrupt depends on the type of CPU
being used.
These events occur in an 8080/8085 system:
1. One or more of the INTERRUPT REQUEST lines
(IR0 - IR7) are raised high, setting the corresponding IRR
bit(s).
2. The 82C59A evaluates those requests in the priority
resolver and sends an interrupt (INT) to the CPU, if
appropriate.
3. The CPU acknowledges the lNT and responds with an
INTA pulse.
4. Upon receiving an lNTA from the CPU group, the highest
priority lSR bit is set, and the corresponding lRR bit is
reset. The 82C59A will also release a CALL instruction
code (11001101) onto the 8-bit data bus through D0 - D7.
5. This CALL instruction will initiate two additional INTA
pulses to be sent to 82C59A from the CPU group.
6. These two INTA pulses allow the 82C59A to release its
preprogrammed subroutine address onto the data bus.
The lower 8-bit address is released at the first INTA pulse
and the higher 8-bit address is released at the second
INTA pulse.
7. This completes the 3-byte CALL instruction released by
the 82C59A. In the AEOI mode, the lSR bit is reset at the
end of the third INTA pulse. Otherwise, the lSR bit
remains set until an appropriate EOI command is issued
at the end of the interrupt sequence.
The events occurring in an 80C86/88/286 system are the
same until step 4.
4. The 82C59A does not drive the data bus during the first
INTA pulse.
5. The 80C86/88/286 CPU will initiate a second INTA pulse.
During this INTA pulse, the appropriate ISR bit is set and
the corresponding bit in the IRR is reset. The 82C59A
outputs the 8-bit pointer onto the data bus to be read by
the CPU.
82C59A


Similar Part No. - MD82C59A

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
MD82C59A/B INTERSIL-MD82C59A/B Datasheet
410Kb / 22P
   CMOS Priority Interrupt Controller
More results

Similar Description - MD82C59A

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
82C59A INTERSIL-82C59A_06 Datasheet
410Kb / 22P
   CMOS Priority Interrupt Controller
logo
Renesas Technology Corp
82C59A RENESAS-82C59A Datasheet
604Kb / 23P
   CMOS Priority Interrupt Controller
Sep 8, 2015
logo
Motorola, Inc
MC6828 MOTOROLA-MC6828 Datasheet
755Kb / 8P
   PRIORITY INTERRUPT CONTROLLER
logo
Intel Corporation
M8214 INTEL-M8214 Datasheet
212Kb / 2P
   PRIORITY INTERRUPT CONTROL UNIT
logo
List of Unclassifed Man...
USC68HC908 ETC1-USC68HC908 Datasheet
2Mb / 3P
   PROGRAMMABLE INTERRUPT CONTROLLER CMOS
logo
SyncMOS Technologies,In...
SM5953 SYNCMOS-SM5953 Datasheet
629Kb / 43P
   Six interrupt sources with two priority levels
logo
Megawin Technology Co.,...
MPC82E52 MEGAWIN-MPC82E52 Datasheet
2Mb / 144P
   Interrupt controller
MG86FE104 MEGAWIN-MG86FE104 Datasheet
3Mb / 134P
   Interrupt controller
MG74PG1A08 MEGAWIN-MG74PG1A08 Datasheet
1Mb / 127P
   Interrupt controller
logo
Fujitsu Component Limit...
MB89259A FUJITSU-MB89259A Datasheet
52Kb / 1P
   INTERRUPT CONTROLLER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com