Electronic Components Datasheet Search |
|
CD40160 Datasheet(PDF) 4 Page - Intersil Corporation |
|
CD40160 Datasheet(HTML) 4 Page - Intersil Corporation |
4 / 13 page 4-4 Output Current (Source) IOH15 VDD =15V, VOUT = 13.5V 1, 2 +125oC - -2.4 mA -55oC - -4.2 mA Input Voltage Low VIL VDD = 10V, VOH > 9V, VOL < 1V 1, 2 +25oC, +125oC, - 55oC -3 V Input Voltage High VIH VDD = 10V, VOH > 9V, VOL < 1V 1, 2 +25oC, +125oC, - 55oC 7- V Propagation Delay Clock to Q TPHL1 TPLH1 VDD = 10V 1, 2, 3 +25oC - 160 ns VDD = 15V 1, 2, 3 +25oC - 120 ns Propagation Delay Clock to C Out TPHL2 TPLH2 VDD = 10V 1, 2, 3 +25oC - 190 ns VDD = 15V 1, 2, 3 +25oC - 140 ns Propagation Delay TE to C Out TPHL3 TPLH3 VDD = 10V 1, 2, 3 +25oC - 110 ns VDD = 15V 1, 2, 3 +25oC - 80 ns Propagation Delay CD40160BMS, CD40161BMS Clear to Q TPHL4 VDD = 10V 1, 2, 3 +25oC - 220 ns VDD = 15V 1, 2, 3 +25oC - 160 ns Transition Time TTHL TTLH VDD = 10V 1, 2, 3 +25oC - 100 ns VDD = 15V 1, 2, 3 +25oC - 80 ns Maximum Clock Input Fre- quency FCL VDD = 10V 1, 2, 3 +25oC 5.5 - MHz VDD = 15V 1, 2, 3 +25oC 8 - MHz Maximum Clock Rise or Fall Time TRCL TFCL VDD = 5V 1, 2, 3, 4 +25oC - 200 µs VDD = 10V 1, 2, 3, 4 +25oC- 70 µs VDD = 15V 1, 2, 3, 4 +25oC- 15 µs Minimum Data Hold Time Clock Operation TH VDD = 5V 1, 2, 3 +25oC- 0 ns VDD = 10V 1, 2, 3 +25oC- 0 ns VDD = 15V 1, 2, 3 +25oC- 0 ns Minimum Clock Pulse Width Clock Operation TW VDD = 5V 1, 2, 3 +25oC - 170 ns VDD = 10V 1, 2, 3 +25oC - 70 ns VDD = 15V 1, 2, 3 +25oC - 50 ns Minimum Setup Time Data to Clock TS VDD = 5V 1, 2, 3 +25oC - 240 ns VDD = 10V 1, 2, 3 +25oC - 90 ns VDD = 15V 1, 2, 3 +25oC - 60 ns Minimum Setup Time Load to Clock TS VDD = 5V 1, 2, 3 +25oC - 240 ns VDD = 10V 1, 2, 3 +25oC - 90 ns VDD = 15V 1, 2, 3 +25oC - 60 ns Minimum Setup Time PE to TE to Clock TS VDD = 5V 1, 2, 3 +25oC - 340 ns VDD = 10V 1, 2, 3 +25oC - 140 ns VDD = 15V 1, 2, 3 +25oC - 100 ns Minimum Clear Pulse Width (CD40160BMS, CD40161BMS) TW VDD = 5V 1, 2, 3 +25oC - 170 ns VDD = 10V 1, 2, 3 +25oC - 70 ns VDD = 15V 1, 2, 3 +25oC - 50 ns Minimum Setup Time Clear to Clock (CD40162BMS, CD40163BMS) TS VDD = 5V 1, 2, 3 +25oC - 340 ns VDD = 10V 1, 2, 3 +25oC - 140 ns VDD = 15V 1, 2, 3 +25oC - 100 ns Minimum Hold Time Clear to Clock (CD40162BMS, CD40163BMS) TH VDD = 5V 1, 2, 3 +25oC- 0 ns VDD = 10V 1, 2, 3 +25oC- 0 ns VDD = 15V 1, 2, 3 +25oC- 0 ns TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued) PARAMETER SYMBOL CONDITIONS NOTES TEMPERATURE LIMITS UNITS MIN MAX CD40160BMS, CD40161BMS, CD40162BMS, CD40163BMS |
Similar Part No. - CD40160 |
|
Similar Description - CD40160 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |