Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CDP1852 Datasheet(PDF) 7 Page - Intersil Corporation

Part # CDP1852
Description  Byte-Wide Input/Output Port
Download  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

CDP1852 Datasheet(HTML) 7 Page - Intersil Corporation

  CDP1852 Datasheet HTML 1Page - Intersil Corporation CDP1852 Datasheet HTML 2Page - Intersil Corporation CDP1852 Datasheet HTML 3Page - Intersil Corporation CDP1852 Datasheet HTML 4Page - Intersil Corporation CDP1852 Datasheet HTML 5Page - Intersil Corporation CDP1852 Datasheet HTML 6Page - Intersil Corporation CDP1852 Datasheet HTML 7Page - Intersil Corporation CDP1852 Datasheet HTML 8Page - Intersil Corporation CDP1852 Datasheet HTML 9Page - Intersil Corporation  
Zoom Inzoom in Zoom Outzoom out
 7 / 9 page
background image
7
Output Port Mode 1 - Typical Operation
General Operation
Connecting the mode control to VDD configures the
CDP1852 as an output port. The output drivers are always
on in this mode, so any data in the 8-bit register will be
present at the data-out lines when the CDP1852 is selected.
The N line and MRD connections between the CDP1852
and CDP1802 remain the same as in the input mode
configuration, but now the clock input of the CDP1852 is tied
to the TPB output of the CDP1802 and the SR output of the
CDP1852 will be used to signal the peripheral device that
valid data is present on its input lines. The microprocessor
issues an output instruction, and data from the memory is
strobed into the CDP1852 with the TPB pulse. When the
CDP1852 is deselected, the SR output goes high to signal
the peripheral device.
Detailed Operation (See Figure 7)
The CDP1802 issues an output instruction. The NX line goes
high and the MRD line goes low. The memory is accessed
M(R(X))
→ BUS and places data on the DATA BUS. This
data are strobed into the 8-bit register of the CDP1852 when
TPB goes high and latched on the TPB’s trailing edge. The
valid data thus appears on the CDP1852 output lines. When
the CDP1802 output instruction cycle is complete, the NX
line goes low and the SR output goes high. SR will remain
high until the trailing edge of the next TPB pulse, when it will
return low.
Dynamic Electrical Specifications
At TA = -40
oC to +85oC, V
DD = ±5%, tR, tF = 20ns, VIH = 0.7 VDD, VIL = 0.3 VDD, CL = 100pF,
and 1 TTL Load
PARAMETER
VDD
(V)
LIMITS
UNITS
MIN
(NOTE 1)
TYP
MAX
MODE 1- OUTPUT PORT (See Figure 6)
Minimum Clock Pulse Width
tCLK
5
-
130
260
ns
10
-
65
130
ns
Minimum Write Pulse Width
tWW
5
-
130
260
ns
10
-
65
130
ns
Minimum Clear Pulse Width
tCLR
5
-
60
120
ns
10
-
30
60
ns
Minimum Data Setup Time
tDS
5-
-10
0
ns
10
-
-5
0
ns
Minimum Data Hold Time
tDH
5
-
75
150
ns
10
-
35
75
ns
Minimum Select-After-Clock Hold Time
tSH
5-
-10
0
ns
10
-
-5
0
ns
Propagation Delay Times, tPLH, tPHL
Clear to Data Out
tRDO
5
-
140
280
ns
10
-
70
140
ns
Write to Data Out
tWDO
5
-
220
440
ns
10
-
110
220
ns
Data In to Data Out
tDDO
5
-
100
200
ns
10
-
50
100
ns
Clear to SR
tRSR
5
-
120
240
ns
10
-
60
120
ns
Clock to SR
tCSR
5
-
120
240
ns
10
-
60
120
ns
Select to SR
tSSR
5
-
120
240
ns
10
-
60
120
ns
NOTE:
1. Typical values are for TA = 25
oC and nominal V
DD.
CDP1852, CDP1852C


Similar Part No. - CDP1852

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
CDP1852/3 INTERSIL-CDP1852/3 Datasheet
218Kb / 7P
   High-Reliability Byte-Wide Input/Output Port
CDP18523 INTERSIL-CDP18523 Datasheet
218Kb / 7P
   High-Reliability Byte-Wide Input/Output Port
CDP1852C/3 INTERSIL-CDP1852C/3 Datasheet
218Kb / 7P
   High-Reliability Byte-Wide Input/Output Port
CDP1852CD3 INTERSIL-CDP1852CD3 Datasheet
218Kb / 7P
   High-Reliability Byte-Wide Input/Output Port
CDP1852D3 INTERSIL-CDP1852D3 Datasheet
218Kb / 7P
   High-Reliability Byte-Wide Input/Output Port
More results

Similar Description - CDP1852

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
CDP18523 INTERSIL-CDP18523 Datasheet
218Kb / 7P
   High-Reliability Byte-Wide Input/Output Port
logo
Wolfson Microelectronic...
WM2613 WOLFSON-WM2613 Datasheet
136Kb / 11P
   Byte-wide Parallel Input, 12-bit Voltage Output DAC
WM2633 WOLFSON-WM2633 Datasheet
389Kb / 12P
   Byte-wide Parallel Input, 12-bit Voltage Output DAC with Internal Reference
logo
OKI electronic componet...
MSM82C43 OKI-MSM82C43 Datasheet
90Kb / 13P
   INPUT/OUTPUT PORT EXPANDER
logo
Astec America, Inc
AA60A-036L-050D033H ASTEC-AA60A-036L-050D033H Datasheet
74Kb / 2P
   AA60A Series - WIde Input - Dual Output
logo
MORNSUN Science& Techno...
K78L03-500 MORNSUN-K78L03-500 Datasheet
468Kb / 5P
   WIDE INPUT NON-ISOLATED REGULATED OUTPUT
logo
List of Unclassifed Man...
WRAP-3W ETC-WRAP-3W Datasheet
87Kb / 2P
   WIDE INPUT ISOLATED & REGULATED 3W OUTPUT
logo
MORNSUN Science& Techno...
K78L03-1000 MORNSUN-K78L03-1000 Datasheet
308Kb / 3P
   WIDE INPUT NON-ISOLATED REGULATED OUTPUT
logo
Intel Corporation
M8212 INTEL-M8212 Datasheet
153Kb / 5P
   8-BIT INPUT/OUTPUT PORT
logo
National Semiconductor ...
MM82PC12 NSC-MM82PC12 Datasheet
189Kb / 8P
   8-Bit Input/Output Port
More results


Html Pages

1 2 3 4 5 6 7 8 9


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com