Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HFA3861BIN Datasheet(PDF) 3 Page - Intersil Corporation

Part # HFA3861BIN
Description  Direct Sequence Spread Spectrum Baseband Processor
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

HFA3861BIN Datasheet(HTML) 3 Page - Intersil Corporation

  HFA3861BIN Datasheet HTML 1Page - Intersil Corporation HFA3861BIN Datasheet HTML 2Page - Intersil Corporation HFA3861BIN Datasheet HTML 3Page - Intersil Corporation HFA3861BIN Datasheet HTML 4Page - Intersil Corporation HFA3861BIN Datasheet HTML 5Page - Intersil Corporation HFA3861BIN Datasheet HTML 6Page - Intersil Corporation HFA3861BIN Datasheet HTML 7Page - Intersil Corporation HFA3861BIN Datasheet HTML 8Page - Intersil Corporation HFA3861BIN Datasheet HTML 9Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 36 page
background image
3
Pin Descriptions
NAME
PIN
TYPE I/O
DESCRIPTION
VDDA (Analog) 12, 17, 22,
31
Power
DC power supply 2.7V - 3.6V (Not Hard wired Together On Chip).
VDDD (Digital) 2, 8, 37, 57
Power
DC power supply 2.7 - 3.6V.
GNDa
(Analog)
9, 15, 20,
25, 28,
Ground
DC power supply 2.7 - 3.6V, ground (Not Hard wired Together On Chip).
GNDd (Digital) 1, 7, 36, 43,
56
Ground
DC power supply 2.7 - 3.6V, ground.
VREF
16
I
Voltage reference for A/D’s and D/A’s.
IREF
21
I
Current reference for internal ADC and DAC devices. Requires a 12kΩ resistor to ground.
RXI, +/-
10/11
I
Analog input to the internal 6-bit A/D of the In-phase received data. Balanced differential 10+/11-.
RXQ, +/-
13/14
I
Analog input to the internal 6-bit A/D of the Quadrature received data. Balanced differential 13+/14-.
ANTSEL
39
O
The antenna select signal changes state as the receiver switches from antenna to antenna during the
acquisition process in the antenna diversity mode. This is a complement for ANTSEL (pin 40) for
differential drive of antenna switches.
ANTSEL
40
O
The antenna select signal changes state as the receiver switches from antenna to antenna during the
acquisition process in the antenna diversity mode. This is a complement for ANTSEL (pin 39) for
differential drive of antenna switches.
RX_IF_DET
19
I
Analog input to the receive power A/D converter for AGC control.
RX_IF_AGC
34
O
Analog drive to the IF AGC control.
RX_RF_AGC
38
O
Drive to the RF AGC stage attenuator. CMOS digital.
TX_AGC_IN
18
I
Input to the transmit power A/D converter for transmit AGC control.
TX_IF_AGC
35
O
Analog drive to the transmit IF power control.
TX_PE
62
I
When active, the transmitter is configured to be operational, otherwise the transmitter is in standby
mode. TX_PE is an input from the external Media Access Controller (MAC) or network processor to
the HFA3861B. The rising edge of TX_PE will start the internal transmit state machine and the falling
edge will initiate shut down of the state machine. TX_PE envelopes the transmit data except for the
last bit. The transmitter will continue to run for 4µs after TX_PE goes inactive to allow the PA to shut
down gracefully.
TXD
58
I
TXD is an input, used to transfer MAC Payload Data Unit (MPDU) data from the MAC or network
processor to the HFA3861B. The data is received serially with the LSB first. The data is clocked in the
HFA3861B at the rising edge of TXCLK.
TXCLK
55
O
TXCLK is a clock output used to receive the data on the TXD from the MAC or network processor to
the HFA3861B, synchronously. Transmit data on the TXD bus is clocked into the HFA3861B on the
rising edge. The clocking edge is also programmable to be on either phase of the clock. The rate of
the clock will be dependent upon the data rate that is programmed in the signalling field of the header.
TX_RDY
59
O
TX_RDY is an output to the external network processor indicating that Preamble and Header
information has been generated and that the HFA3861B is ready to receive the data packet from the
network processor over the TXD serial bus.
CCA
60
O
Clear Channel Assessment (CCA) is an output used to signal that the channel is clear to transmit. The
CCA may be configured to one of four possible algorithms. The CCA algorithm and its features are
described elsewhere in the data sheet.
Logic 0 = Channel is clear to transmit.
Logic 1 = Channel is NOT clear to transmit (busy).
This polarity is programmable and can be inverted.
RXD
53
O
RXD is an output to the external network processor transferring demodulated Header information and
data in a serial format. The data is sent serially with the LSB first. The data is frame aligned with
MD_RDY.
RXCLK
52
O
RXCLK is the bit clock output. This clock is used to transfer Header information and payload data
through the RXD serial bus to the network processor. This clock reflects the bit rate in use. RXCLK is
held to a logic “0” state during the CRC16 reception. RXCLK becomes active after the SFD has been
detected. Data should be sampled on the rising edge. This polarity is programmable and can be
inverted.
HFA3861B


Similar Part No. - HFA3861BIN

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
HFA3861 INTERSIL-HFA3861 Datasheet
218Kb / 35P
   Direct Sequence Spread Spectrum Baseband Processor
July 1999
HFA3861A INTERSIL-HFA3861A Datasheet
440Kb / 37P
   Direct Sequence Spread Spectrum Baseband Processo
HFA3861AIN INTERSIL-HFA3861AIN Datasheet
440Kb / 37P
   Direct Sequence Spread Spectrum Baseband Processo
HFA3861AIN96 INTERSIL-HFA3861AIN96 Datasheet
440Kb / 37P
   Direct Sequence Spread Spectrum Baseband Processo
HFA3861IV INTERSIL-HFA3861IV Datasheet
218Kb / 35P
   Direct Sequence Spread Spectrum Baseband Processor
July 1999
More results

Similar Description - HFA3861BIN

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
HFA3863 INTERSIL-HFA3863 Datasheet
305Kb / 39P
   Direct Sequence Spread Spectrum Baseband Processor
logo
Harris Corporation
HSP3824 HARRIS-HSP3824 Datasheet
276Kb / 41P
   Direct Sequence Spread Spectrum Baseband Processor
logo
Intersil Corporation
HFA3860B INTERSIL-HFA3860B Datasheet
272Kb / 40P
   Direct Sequence Spread Spectrum Baseband Processor
HFA3861 INTERSIL-HFA3861 Datasheet
218Kb / 35P
   Direct Sequence Spread Spectrum Baseband Processor
July 1999
HFA3824A INTERSIL-HFA3824A Datasheet
271Kb / 40P
   Direct Sequence Spread Spectrum Baseband Processor
August 1998
HFA3860A INTERSIL-HFA3860A Datasheet
251Kb / 39P
   Direct Sequence Spread Spectrum Baseband
November 1998
HFA3860 INTERSIL-HFA3860 Datasheet
250Kb / 40P
   11 Mbps Direct Sequence Spread Spectrum Baseband Processor
July 1998
HFA3861A INTERSIL-HFA3861A Datasheet
440Kb / 37P
   Direct Sequence Spread Spectrum Baseband Processo
logo
List of Unclassifed Man...
TRW-24DSMCU ETC2-TRW-24DSMCU Datasheet
498Kb / 8P
   2.4G Direct Sequence Spread Spectrum RF Module
TRW-24DSSS ETC2-TRW-24DSSS Datasheet
781Kb / 4P
   2.4GHz Direct Sequence Spread Spectrum RF Module
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com