Switch Array With Dual/Single Supplies

Data Sheet

ADG2128

Rev. D

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibilityisassumedbyAnalogDevicesforitsuse,norforanyinfringementsofpatentsorother

rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

©2006–2012 Analog Devices, Inc. All rights reserved.

Technical Support

www.analog.com

FEATURES

32-lead LFCSP_VQ (5 mm × 5 mm)

Double-buffered input logic

Simultaneous update of multiple switches

Up to 300 MHz bandwidth

Fully specified at dual ±5 V/single +12 V operation

On resistance 35 Ω maximum

Low quiescent current < 20 µA

Qualified for automotive applications

APPLICATIONS

AV switching in TV

Automotive infotainment

AV receivers

CCTV

Ultrasound applications

KVM switching

Telecom applications

Test equipment/instrumentation

PBX systems

GENERAL DESCRIPTION

The ADG2128 is an analog cross point switch with an

array size of 8 × 12. The switch array is arranged so that

there are eight columns by 12 rows, for a total of 96 switch

channels. The array is bidirectional, and the rows and columns

can be configured as either inputs or outputs. Each of the 96

compatible interface. Standard, full speed, and high speed

switch combination is allowed. An additional feature of the

ADG2128 is that switches can be updated simultaneously,

using the LDSW command. In addition, a RESET option

allows all of the switch channels to be reset/off. At power-on,

all switches are in the off condition. The device is packaged

in a 32-lead, 5 mm × 5 mm LFCSP_VQ.

FUNCTIONAL BLOCK DIAGRAM

ADG2128

SCL

SDA

X0 TO X11 (I/O)

8 × 12 SWITCH ARRAY

LDSW

96

1

96

1

INPUT

REGISTER

AND

7 TO 96

DECODER

LATCHES

LDSW

GND

A0

A1

A2

Y0 TO Y7 (I/O)

Figure 1.