Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HSP48212VC-40 Datasheet(PDF) 6 Page - Intersil Corporation

Part # HSP48212VC-40
Description  Digital Video Mixer
Download  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

HSP48212VC-40 Datasheet(HTML) 6 Page - Intersil Corporation

  HSP48212VC-40 Datasheet HTML 1Page - Intersil Corporation HSP48212VC-40 Datasheet HTML 2Page - Intersil Corporation HSP48212VC-40 Datasheet HTML 3Page - Intersil Corporation HSP48212VC-40 Datasheet HTML 4Page - Intersil Corporation HSP48212VC-40 Datasheet HTML 5Page - Intersil Corporation HSP48212VC-40 Datasheet HTML 6Page - Intersil Corporation HSP48212VC-40 Datasheet HTML 7Page - Intersil Corporation HSP48212VC-40 Datasheet HTML 8Page - Intersil Corporation HSP48212VC-40 Datasheet HTML 9Page - Intersil Corporation  
Zoom Inzoom in Zoom Outzoom out
 6 / 9 page
background image
6
The BYPASS control signal enables the programmable delay
registers to be bypassed. When BYPASS is high, the delay
control word is forced to all 0’s and no additional delays are
included in any of the input paths. However, when BYPASS
is low, the LD/DEL serial delay control word interface is
active and the delay control word must be initialized in order
to achieve any meaningful results.
Format Control Signals
The control signals TC and RND0-1 are used to specify the
input data representation and the output data representation
respectively. TC and RND0-1 are synchronous to CLK,
which allows them to be changed on a cycle by cycle basis if
needed. The control signals are designed to match the
latency of the data paths. When the control inputs change,
the new configuration will effect the current input data and
will not effect the data in the pipeline stages. For example, if
the rounding selection is changed from 8-bit rounding to 10-
bit rounding on a given cycle, the output will remain in an 8-
bit representation while the new data is propagating through
the circuit. When the results of the new data are available at
the output, the number format will change to 10-bits.
The RND0-1 control signals determine the number of
significant bits on the output bus DOUT0-12. The output
data may be rounded to 8, 10, 12, or 13-bits. The rounding
operation is performed by adding a binary 1 to the bit
position right of the desired LSB and forcing the undesired
bits to 0. For example, in 8-bit rounding, a 1 is added to the
9th bit to the right of the MSB (DOUT4), and DOUT0-4 are
forced to 0 (i.e., DOUT0-12 = XXXXXXXX00000).
Output Control
DOUT0-12 is the output data bus which represents the
weighted average of the incoming pixel data as indicated by
(EQ. 2):
The output data will be represented in either two’s
complement format or in unsigned format depending on the
value of the TC signal when the input data (DINA0-11 and
DINB0-11) is sampled by CLK. Similarly, the output
representation of DOUT0-12 is also dependent on the value
of RND0-1 during sampling of the input data.
The output data DOUT0-12 is registered at the output of the
HSP48212 on the rising edge of CLK. The output data may
be accessed through the activation of the signal OE. OE is
an asynchronous input which, when low, causes the
DOUT0-12 bus to drive; when OE is high, the DOUT0-12
bus is not driven (floating).
TABLE 1.
INPUT SIGNAL
CONTROL WORD BIT POSITION
RND0-1
12-14
TC
9-11
M0-11
6-8y
DINB0-11
3-5
DINA0-11
0-2
D
C
Q
D
C
Q
D
C
Q
D
C
Q
D
C
Q
D
C
Q
D
C
Q
D
C
Q
D
C
Q
D
C
Q
D
C
Q
D
C
Q
D
C
Q
D
C
Q
D
C
Q
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
LD
DEL
FIGURE 2. DELAY CONTROL WORD SHIFT REGISTER
DOUT = 2 x
DINA x M
() + DINB x 1 - M
()
()
[]
(EQ. 2)
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
DINA
DELAY
DINB
DELAY
MIX
DELAY
RND
DELAY
TC
DELAY
LD
DEL
FIGURE 3. DELAY CONTROL WORD TIMING DIAGRAM
HSP48212


Similar Part No. - HSP48212VC-40

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
HSP48212VC-40 RENESAS-HSP48212VC-40 Datasheet
273Kb / 9P
   Digital Video Mixer
May 1999
More results

Similar Description - HSP48212VC-40

ManufacturerPart #DatasheetDescription
logo
Fairchild Semiconductor
TMC2081 FAIRCHILD-TMC2081 Datasheet
160Kb / 32P
   Digital Video Mixer
logo
Renesas Technology Corp
HSP48212 RENESAS-HSP48212 Datasheet
273Kb / 9P
   Digital Video Mixer
May 1999
logo
Advantech Co., Ltd.
VEGA-1010 ADVANTECH-VEGA-1010 Datasheet
134Kb / 1P
   4K UHD HDMI Video Mixer
29-Mar-2023
logo
Samsung semiconductor
KS0123 SAMSUNG-KS0123 Datasheet
456Kb / 44P
   DIGITAL VIDEO ENCODER
logo
Sony Corporation
CXD1914Q SONY-CXD1914Q Datasheet
407Kb / 41P
   Digital Video Encoder
CXD1915R SONY-CXD1915R Datasheet
354Kb / 50P
   Digital Video Encoder
logo
NXP Semiconductors
SAA7102 PHILIPS-SAA7102 Datasheet
289Kb / 76P
   Digital video encoder
2001 Sep 25
SAA7126H PHILIPS-SAA7126H Datasheet
155Kb / 40P
   Digital video encoder
1999 May 31
SAA7128AH_7129AH PHILIPS-SAA7128AH_7129AH_15 Datasheet
273Kb / 55P
   Digital video encoder
2003 Dec 09
SAA7120H PHILIPS-SAA7120H Datasheet
156Kb / 36P
   Digital video encoder
2002 Oct 11
More results


Html Pages

1 2 3 4 5 6 7 8 9


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com