Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

R1QHA4436RBG-25IB0 Datasheet(PDF) 7 Page - Renesas Technology Corp

Part # R1QHA4436RBG-25IB0
Description  144-Mbit DDR?줚I SRAM 2-word Burst Architecture (2.0 Cycle Read latency)
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R1QHA4436RBG-25IB0 Datasheet(HTML) 7 Page - Renesas Technology Corp

Back Button R1QHA4436RBG-25IB0 Datasheet HTML 3Page - Renesas Technology Corp R1QHA4436RBG-25IB0 Datasheet HTML 4Page - Renesas Technology Corp R1QHA4436RBG-25IB0 Datasheet HTML 5Page - Renesas Technology Corp R1QHA4436RBG-25IB0 Datasheet HTML 6Page - Renesas Technology Corp R1QHA4436RBG-25IB0 Datasheet HTML 7Page - Renesas Technology Corp R1QHA4436RBG-25IB0 Datasheet HTML 8Page - Renesas Technology Corp R1QHA4436RBG-25IB0 Datasheet HTML 9Page - Renesas Technology Corp R1QHA4436RBG-25IB0 Datasheet HTML 10Page - Renesas Technology Corp R1QHA4436RBG-25IB0 Datasheet HTML 11Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 30 page
background image
R1QHA4436RBG,R1QHA4418RBG
Datasheet
R10DS0145EJ0200 Rev.2.00
Page 7 of 29
Aug 01, 2014
Name
I/O type
Descriptions
Note
DQ0 to DQn
Input
Output
Synchronous data I/Os: Input data must meet setup and hold times around the
rising edges of K and /K. Output data is synchronized to the K clock.
The
×18 device uses DQ0 to DQ17. DQ18 to DQ35 should be treated as NC pin.
The
×36 device uses DQ0 to DQ35.
CQ, /CQ
Output
Synchronous echo clock outputs: The edges of these outputs are tightly matched
to the synchronous data outputs and can be used as a data valid indication.
These signals run freely and do not stop when DQ tri-states.
TDO
Output
IEEE 1149.1 test output: 1.8 V I/O level.
QVLD
Output
Valid output indicator: The Q Valid indicates valid output data. QVLD is edge
aligned with CQ and /CQ.
VDD
Supply
Power supply: 1.8 V nominal. See DC Characteristics and Operating Conditions
for range.
1
VDDQ
Supply
Power supply: Isolated output buffer supply. Nominally 1.5 V. See DC
Characteristics and Operating Conditions for range.
1
VSS
Supply
Power supply: Ground.
1
VREF
-
HSTL input reference voltage: Nominally VDDQ/2, but may be adjusted to improve
system noise margin. Provides a reference voltage for the HSTL input buffers.
NC
-
No connect: These pins can be left floating or connected to 0V to VDDQ.
Notes:
1.
All power supply and ground balls must be connected for proper operation of the device.


Similar Part No. - R1QHA4436RBG-25IB0

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
R1QHA4436RBG RENESAS-R1QHA4436RBG Datasheet
503Kb / 37P
   144-Mbit DDRII SRAM 2-word Burst
More results

Similar Description - R1QHA4436RBG-25IB0

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
R1QBA4436RBG RENESAS-R1QBA4436RBG_15 Datasheet
917Kb / 30P
   144-Mbit DDR?줚I SRAM 2-word Burst Architecture (2.5 Cycle Read latency)
R1QLA4436RBG RENESAS-R1QLA4436RBG_15 Datasheet
955Kb / 31P
   144-Mbit DDR?줚I SRAM 2-word Burst Architecture (2.0 Cycle Read latency) with ODT
R1QNA4436RBG RENESAS-R1QNA4436RBG_15 Datasheet
923Kb / 30P
   144-Mbit QDR?줚I SRAM 2-word Burst Architecture (2.0 Cycle Read latency)
R1QGA4436RBG RENESAS-R1QGA4436RBG_15 Datasheet
930Kb / 30P
   144-Mbit QDR?줚I SRAM 4-word Burst Architecture (2.0 Cycle Read latency)
R1QEA4436RBG RENESAS-R1QEA4436RBG_15 Datasheet
958Kb / 31P
   144-Mbit DDR?줚I SRAM 2-word Burst Architecture ( 2.5 Cycle Read latency ) with ODT
logo
Cypress Semiconductor
CY7C1648KV18 CYPRESS-CY7C1648KV18_12 Datasheet
857Kb / 30P
   144-Mbit DDR II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency)
logo
Renesas Technology Corp
R1QPA4436RBG RENESAS-R1QPA4436RBG_15 Datasheet
936Kb / 31P
   144-Mbit QDR?줚I SRAM 2-word Burst Architecture (2.0 Cycle Read latency) with ODT
logo
Cypress Semiconductor
CY7C1648KV18 CYPRESS-CY7C1648KV18 Datasheet
783Kb / 29P
   144-Mbit DDR II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency)
logo
Renesas Technology Corp
R1QAA4436RBG RENESAS-R1QAA4436RBG_15 Datasheet
931Kb / 30P
   144-Mbit QDR?줚I SRAM 4-word Burst Architecture (2.5 Cycle Read latency)
R1QKA4436RBG RENESAS-R1QKA4436RBG_15 Datasheet
967Kb / 31P
   144-Mbit QDR?줚I SRAM 4-word Burst Architecture(2.0 Cycle Read latency) with ODT
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com