 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
UPD17228GT Datasheet(PDF) 5 Page - NEC |
|
||||||||||||||||||||||||||||||
UPD17228GT Datasheet(HTML) 5 Page - NEC |
|
|
5 / 84 page  µPD17225, 17226, 17227, 17228 5 Data Sheet U12643EJ2V0DS00 BLOCK DIAGRAM P0A0 P0A1 P0A2 P0A3 P0B0 P0C0 P0D0 P0E0 P0B1 P0C1 P0D1 P0E1 P0B2 P0C2 P0D2 P0E2 P0B3 P0C3 P0D3 P0E3 P0A P0B P0C P0D P0E RF SYSTEM REG. ALU Remote Control Divider REM INT 8-bit Timer Interrupt Controller RESET WDOUT VDD GND XIN XOUT Instruction Decoder Program Counter Stack (5 levels) Basic Interval/ Watchdog Timer Power Supply Circuit CPU Clock OSC PD17225, 17226 : 111 × 4 bits PD17227, 17228 : 223 × 4 bits µ RAM PD17225 : 2048 × 16 bits PD17226 : 4096 × 16 bits PD17227 : 6144 × 16 bits PD17228 : 8192 × 16 bits ROM µ µ µ µ µ |
Similar Part No. - UPD17228GT |
|
Similar Description - UPD17228GT |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
