Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PD46365092B Datasheet(PDF) 6 Page - Renesas Technology Corp

Part # PD46365092B
Description  36M-BIT QDRTM II SRAM 2-WORD BURST OPERATION
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

PD46365092B Datasheet(HTML) 6 Page - Renesas Technology Corp

Back Button PD46365092B_15 Datasheet HTML 2Page - Renesas Technology Corp PD46365092B_15 Datasheet HTML 3Page - Renesas Technology Corp PD46365092B_15 Datasheet HTML 4Page - Renesas Technology Corp PD46365092B_15 Datasheet HTML 5Page - Renesas Technology Corp PD46365092B_15 Datasheet HTML 6Page - Renesas Technology Corp PD46365092B_15 Datasheet HTML 7Page - Renesas Technology Corp PD46365092B_15 Datasheet HTML 8Page - Renesas Technology Corp PD46365092B_15 Datasheet HTML 9Page - Renesas Technology Corp PD46365092B_15 Datasheet HTML 10Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 36 page
background image
μPD46365092B, μPD46365182B, μPD46365362B
R10DS0089EJ0400 Rev.4.00
Page 6 of 35
Nov 09, 2012
Pin Description
(1/2)
Symbol
Type
Description
A
Input
Synchronous Address Inputs: These inputs are registered and must meet the setup and hold
times around the rising edge of K for READ cycles and must meet the setup and hold times
around the rising edge of K# for WRITE cycles. All transactions operate on a burst of two
words (one clock period of bus activity). These inputs are ignored when device is
deselected, i.e., NOP (R# = W# = HIGH).
D0 to Dxx
Input
Synchronous Data Inputs: Input data must meet setup and hold times around the rising
edges of K and K# during WRITE operations. See Pin Arrangement for ball site location of
individual signals.
x9 device uses D0 to D8.
x18 device uses D0 to D17.
x36 device uses D0 to D35.
Q0 to Qxx
Output
Synchronous Data Outputs: Output data is synchronized to the respective C and C# or to K
and K# rising edges if C and C# are tied HIGH. Data is output in synchronization with C and
C# (or K and K#), depending on the R# command. See Pin Arrangement for ball site
location of individual signals.
x9 device uses Q0 to Q8.
x18 device uses Q0 to Q17.
x36 device uses Q0 to Q35.
R#
Input
Synchronous Read: When LOW this input causes the address inputs to be registered and a
READ cycle to be initiated. This input must meet setup and hold times around the rising
edge of K.
W#
Input
Synchronous Write: When LOW this input causes the address inputs to be registered and a
WRITE cycle to be initiated. This input must meet setup and hold times around the rising
edge of K.
BWx#
Input
Synchronous Byte Writes: When LOW these inputs cause their respective byte to be
registered and written during WRITE cycles. These signals must meet setup and hold times
around the rising edges of K and K# for each of the two rising edges comprising the WRITE
cycle. See Pin Arrangement for signal to data relationships.
x9 device uses BW0#.
x18 device uses BW0#, BW1#.
x36 device uses BW0# to BW3#.
See Byte Write Operation for relation between BWx# and Dxx.
K, K#
Input
Input Clock: A READ address and control input signal are input in synchronization with the
rising edge of K and a WRITE address is input in synchronization with the rising edge of K#.
Input data is input in synchronization with the rising edge of K and K#. K# is ideally 180
degrees out of phase with K. All synchronous inputs must meet setup and hold times around
the clock rising edges.
C, C#
Input
Output Clock: This clock pair provides a user controlled means of tuning device output data.
The rising edge of C# is used as the output timing reference for first output data. The rising
edge of C is used as the output reference for second output data. Ideally, C# is 180 degrees
out of phase with C. When use of K and K# as the reference instead of C and C#, then fixed
C and C# to HIGH. Operation cannot be guaranteed unless C and C# are fixed to HIGH
(i.e. toggle of C and C#).


Similar Part No. - PD46365092B_15

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
PD46365092BF1-E33-EQ1 RENESAS-PD46365092BF1-E33-EQ1 Datasheet
619Kb / 36P
   36M-BIT QDRTM II SRAM 2-WORD BURST OPERATION
PD46365092BF1-E33-EQ1-A RENESAS-PD46365092BF1-E33-EQ1-A Datasheet
619Kb / 36P
   36M-BIT QDRTM II SRAM 2-WORD BURST OPERATION
PD46365092BF1-E33Y-EQ1 RENESAS-PD46365092BF1-E33Y-EQ1 Datasheet
619Kb / 36P
   36M-BIT QDRTM II SRAM 2-WORD BURST OPERATION
PD46365092BF1-E33Y-EQ1-A RENESAS-PD46365092BF1-E33Y-EQ1-A Datasheet
619Kb / 36P
   36M-BIT QDRTM II SRAM 2-WORD BURST OPERATION
PD46365092BF1-E40-EQ1 RENESAS-PD46365092BF1-E40-EQ1 Datasheet
619Kb / 36P
   36M-BIT QDRTM II SRAM 2-WORD BURST OPERATION
More results

Similar Description - PD46365092B_15

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
UPD44325092B RENESAS-UPD44325092B Datasheet
393Kb / 36P
   36M-BIT QDRTM II SRAM 2-WORD BURST OPERATION
August 11, 2011
PD46365092B RENESAS-PD46365092B Datasheet
619Kb / 36P
   36M-BIT QDRTM II SRAM 2-WORD BURST OPERATION
UPD46365092B RENESAS-UPD46365092B Datasheet
619Kb / 36P
   36M-BIT QDRTM II SRAM 2-WORD BURST OPERATION
Nov 09, 2012
PD44325092B RENESAS-PD44325092B_15 Datasheet
416Kb / 36P
   36M-BIT QDRTM II SRAM 2-WORD BURST OPERATION
UPD46365084B RENESAS-UPD46365084B Datasheet
598Kb / 39P
   36M-BIT QDRTM II SRAM 4-WORD BURST OPERATION
Nov 09 2012
PD46365084B RENESAS-PD46365084B_15 Datasheet
598Kb / 39P
   36M-BIT QDRTM II SRAM 4-WORD BURST OPERATION
UPD44325084B RENESAS-UPD44325084B Datasheet
446Kb / 40P
   36M-BIT QDRTM II SRAM 4-WORD BURST OPERATION
September 12, 2011
PD46365084B RENESAS-PD46365084B Datasheet
598Kb / 39P
   36M-BIT QDRTM II SRAM 4-WORD BURST OPERATION
PD44325084B RENESAS-PD44325084B_15 Datasheet
458Kb / 40P
   36M-BIT QDRTM II SRAM 4-WORD BURST OPERATION
PD46364092B RENESAS-PD46364092B Datasheet
640Kb / 36P
   36M-BIT DDR II SRAM 2-WORD BURST OPERATION
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com