Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

GAL20V8B-15LJ Datasheet(PDF) 3 Page - Lattice Semiconductor

Part # GAL20V8B-15LJ
Description  High Performance E2CMOS PLD Generic Array Logic
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

GAL20V8B-15LJ Datasheet(HTML) 3 Page - Lattice Semiconductor

  GAL20V8B-15LJ Datasheet HTML 1Page - Lattice Semiconductor GAL20V8B-15LJ Datasheet HTML 2Page - Lattice Semiconductor GAL20V8B-15LJ Datasheet HTML 3Page - Lattice Semiconductor GAL20V8B-15LJ Datasheet HTML 4Page - Lattice Semiconductor GAL20V8B-15LJ Datasheet HTML 5Page - Lattice Semiconductor GAL20V8B-15LJ Datasheet HTML 6Page - Lattice Semiconductor GAL20V8B-15LJ Datasheet HTML 7Page - Lattice Semiconductor GAL20V8B-15LJ Datasheet HTML 8Page - Lattice Semiconductor GAL20V8B-15LJ Datasheet HTML 9Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 23 page
background image
Specifications GAL20V8
3
The following discussion pertains to configuring the output logic
macrocell. It should be noted that actual implementation is accom-
plished by development software/hardware and is completely trans-
parent to the user.
There are three global OLMC configuration modes possible:
simple, complex, and registered. Details of each of these modes
is illustrated in the following pages. Two global bits, SYN and AC0,
control the mode configuration for all macrocells. The XOR bit of
each macrocell controls the polarity of the output in any of the three
modes, while the AC1 bit of each of the macrocells controls the in-
put/output configuration. These two global and 16 individual archi-
tecture bits define all possible configurations in a GAL20V8 . The
information given on these architecture bits is only to give a bet-
ter understanding of the device. Compiler software will transpar-
ently set these architecture bits from the pin definitions, so the user
should not need to directly manipulate these architecture bits.
The following is a list of the PAL architectures that the GAL20V8
can emulate. It also shows the OLMC mode under which the
devices emulate the PAL architecture.
Software compilers support the three different global OLMC modes
as different device types. These device types are listed in the table
below. Most compilers have the ability to automatically select the
device type, generally based on the register usage and output
enable (OE) usage. Register usage on the device forces the soft-
ware to choose the registered mode. All combinatorial outputs with
OE controlled by the product term will force the software to choose
the complex mode. The software will choose the simple mode only
when all outputs are dedicated combinatorial without OE control.
The different device types listed in the table can be used to override
the automatic device selection by the software. For further details,
refer to the compiler software manuals.
When using compiler software to configure the device, the user
must pay special attention to the following restrictions in each mode.
In registered mode pin 1 and pin 13 (DIP pinout) are permanently
configured as clock and output enable, respectively. These pins
cannot be configured as dedicated inputs in the registered mode.
In complex mode pin 1 and pin 13 become dedicated inputs and
use the feedback paths of pin 22 and pin 15 respectively. Because
of this feedback path usage, pin 22 and pin 15 do not have the
feedback option in this mode.
In simple mode all feedback paths of the output pins are routed
via the adjacent pins. In doing so, the two inner most pins ( pins
18 and 19) will not have the feedback option as these pins are
always configured as dedicated combinatorial output.
Registered
Complex
Simple
Auto Mode Select
ABEL
P20V8R
P20V8C
P20V8AS
P20V8
CUPL
G20V8MS
G20V8MA
G20V8AS
G20V8
LOG/iC
GAL20V8_R
GAL20V8_C7
GAL20V8_C8
GAL20V8
OrCAD-PLD
"Registered"1
"Complex"1
"Simple"1
GAL20V8A
PLDesigner
P20V8R2
P20V8C2
P20V8C2
P20V8A
TANGO-PLD
G20V8R
G20V8C
G20V8AS3
G20V8
1) Used with Configuration keyword.
2) Prior to Version 2.0 support.
3) Supported on Version 1.20 or later.
PAL Architectures
GAL20V8
Emulated by GAL20V8
Global OLMC Mode
20R8
Registered
20R6
Registered
20R4
Registered
20RP8
Registered
20RP6
Registered
20RP4
Registered
20L8
Complex
20H8
Complex
20P8
Complex
14L8
Simple
16L6
Simple
18L4
Simple
20L2
Simple
14H8
Simple
16H6
Simple
18H4
Simple
20H2
Simple
14P8
Simple
16P6
Simple
18P4
Simple
20P2
Simple
Output Logic Macrocell (OLMC)
Compiler Support for OLMC


Similar Part No. - GAL20V8B-15LJ

ManufacturerPart #DatasheetDescription
logo
Lattice Semiconductor
GAL20V8B-15LJ LATTICE-GAL20V8B-15LJ Datasheet
582Kb / 25P
   High Performance E2CMOS PLD Generic Array Logic?
GAL20V8B-15LJI LATTICE-GAL20V8B-15LJI Datasheet
582Kb / 25P
   High Performance E2CMOS PLD Generic Array Logic?
GAL20V8B-15LJN LATTICE-GAL20V8B-15LJN Datasheet
582Kb / 25P
   High Performance E2CMOS PLD Generic Array Logic?
GAL20V8B-15LJNI LATTICE-GAL20V8B-15LJNI Datasheet
582Kb / 25P
   High Performance E2CMOS PLD Generic Array Logic?
More results

Similar Description - GAL20V8B-15LJ

ManufacturerPart #DatasheetDescription
logo
Lattice Semiconductor
GAL18V10 LATTICE-GAL18V10 Datasheet
265Kb / 16P
   High Performance E2CMOS PLD Generic Array Logic
GAL16V8 LATTICE-GAL16V8_98 Datasheet
395Kb / 22P
   High Performance E2CMOS PLD Generic Array Logic?
GAL22V10 LATTICE-GAL22V10 Datasheet
386Kb / 29P
   High Performance E2CMOS PLD Generic Array Logic
5962-8983902RA LATTICE-5962-8983902RA Datasheet
293Kb / 8P
   High Performance E2CMOS PLD Generic Array Logic?
26CV12 LATTICE-26CV12 Datasheet
255Kb / 17P
   High Performance E2CMOS PLD Generic Array Logic
GAL16V8 LATTICE-GAL16V8_06 Datasheet
654Kb / 24P
   High Performance E2CMOS PLD Generic Array Logic?
GAL16V8 LATTICE-GAL16V8 Datasheet
316Kb / 22P
   High Performance E2CMOS PLD Generic Array Logic
GAL16V811111 LATTICE-GAL16V811111 Datasheet
392Kb / 23P
   High Performance E2CMOS PLD Generic Array Logic
GAL20V8 LATTICE-GAL20V8_06 Datasheet
582Kb / 25P
   High Performance E2CMOS PLD Generic Array Logic?
GAL16V8 LATTICE-GAL16V8_04 Datasheet
339Kb / 23P
   High Performance E2CMOS PLD Generic Array Logic?
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com