Electronic Components Datasheet Search |
|
M53S128324A-2E Datasheet(PDF) 6 Page - Elite Semiconductor Memory Technology Inc. |
|
M53S128324A-2E Datasheet(HTML) 6 Page - Elite Semiconductor Memory Technology Inc. |
6 / 47 page ESMT M53S128324A (2E) Elite Semiconductor Memory Technology Inc. Publication Date : Jan. 2013 Revision : 1.0 6/47 AC Operating Test Conditions (VDD = 2.5V ± 0.2V) Parameter Value Unit Input signal minimum slew rate 1.0 V/ns Input levels (VIH/VIL) 0.8 x VDDQ / 0.2 x VDDQ V Input timing measurement reference level 0.5 x VDDQ V Output timing measurement reference level 0.5 x VDDQ V AC Timing Parameter & Specifications (VDD = 2.5V ± 0.2V, VDDQ = 2.5V ± 0.2V) -5 -6 -7.5 Parameter Symbol min max min max min max Unit Note CL3 5 100 6 100 7.5 100 ns Clock Period CL2 tCK 12 100 12 100 12 100 ns 12 CL3 tAC(3) 2 5 2 5.5 2 6 ns Access time from CLK/ CLK CL2 tAC(2) 2 6.5 2 6.5 2 6.5 ns CLK high-level width tCH 0.45 0.55 0.45 0.55 0.45 0.55 tCK CLK low-level width tCL 0.45 0.55 0.45 0.55 0.45 0.55 tCK CL3 tDQSCK (3) 2 5 2 5.5 2 6 ns Data strobe edge to clock edge CL2 tDQSCK (2) 2 6.5 2 6.5 2 6.5 ns Clock to first rising edge of DQS delay tDQSS 0.75 1.25 0.75 1.25 0.75 1.25 tCK Data-in and DM setup time (to DQS) (fast slew rate) tDS 0.55 0.6 0.8 ns 13,14 ,15 Data-in and DM hold time (to DQS) (fast slew rate) tDH 0.55 0.6 0.8 ns 13,14 ,15 Data-in and DM setup time (to DQS) (slow slew rate) tDS 0.58 0.7 0.9 ns 13,14 ,16 Data-in and DM hold time (to DQS) (slow slew rate) tDH 0.58 0.7 0.9 ns 13,14 ,16 DQ and DM input pulse width (for each input) tDIPW 1.8 1.8 1.8 ns 17 Input setup time (fast slew rate) tIS 0.9 1.1 1.3 ns 15,18 Input hold time (fast slew rate) tIH 0.9 1.1 1.3 ns 15,18 Input setup time (slow slew rate) tIS 1.1 1.3 1.5 ns 16,18 Input hold time (slow slew rate) tIH 1.1 1.3 1.5 ns 16,18 Control and Address input pulse width tIPW 2.3 2.7 3.0 ns 17 DQS input high pulse width tDQSH 0.4 0.4 0.4 tCK DQS input low pulse width tDQSL 0.4 0.4 0.4 tCK DQS falling edge to CLK rising-setup time tDSS 0.2 0.2 0.2 tCK DQS falling edge from CLK rising-hold time tDSH 0.2 0.2 0.2 tCK Data strobe edge to output data edge tDQSQ 0.4 0.5 0.6 ns 20 |
Similar Part No. - M53S128324A-2E |
|
Similar Description - M53S128324A-2E |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |