74LVT573

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

Product data sheet

Rev. 8 — 22 November 2011

2 of 17

NXP Semiconductors

74LVT573

3.3 V octal D-type transparent latch; 3-state

3.

Ordering information

4.

Functional diagram

Table 1.

Ordering information

Type number

Package

Temperature range

Name

Description

Version

74LVT573D

40 C to +85 C

SO20

plastic small outline package; 20 leads;

body width 7.5 mm

SOT163-1

74LVT573DB

40 C to +85 C

SSOP20

plastic shrink small outline package; 20 leads;

body width 5.3 mm

SOT339-1

74LVT573PW

40 C to +85 C

TSSOP20

plastic thin shrink small outline package; 20 leads;

body width 4.4 mm

SOT360-1

74LVT573BQ

40 Cto+85 C

DHVQFN20

plastic dual in-line compatible thermal enhanced very

thin quad flat package; no leads; 20 terminals;

body 2.5

 4.5  0.85 mm

SOT764-1

Fig 1.

Logic symbol

Fig 2.

IEC logic symbol

mna807

D0

D1

D2

D3

D4

D5

D6

D7

LE

OE

Q0

Q1

Q2

Q3

Q4

Q5

Q6

Q7

1

11

12

13

14

15

16

17

18

19

9

8

7

6

5

4

3

2

mna808

12

13

14

15

16

17

18

11

C1

1

EN1

1D

19

9

8

7

6

5

4

3

2