BLM7G1822S-40PB_S-40PBG

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet

Rev. 3 — 1 July 2015

11 of 18

NXP Semiconductors

BLM7G1822S-40PB(G)

LDMOS 2-stage power MMIC

8.4 Graphs

Fig 9.

Wideband power gain and input return loss as

function of frequency; typical values

Fig 10. In-band power gain and input return loss as

function of frequency; typical values

Per section.

(1) f = 1805 MHz

(2) f = 1960 MHz

(3) f = 2170 MHz

Per section.

(1) f = 1805 MHz

(2) f = 1960 MHz

(3) f = 2170 MHz

Fig 11. Power gain and drain efficiency as function of

output power; typical values

Fig 12. 27 dBm normalized phase response as a

function of output power; typical values