 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TAS5760LD Datasheet(PDF) 8 Page - Texas Instruments |
|
||||||||||||||||||||||||||||||
TAS5760LD Datasheet(HTML) 8 Page - Texas Instruments |
|
|
8 / 68 page  TAS5760LD SLOS781A – JULY 2013 – REVISED JULY 2015 www.ti.com Speaker Amplifier in All Modes (continued) over operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Hardware Control Mode Speaker Amplifier Gain with (Additional gain settings AV10 31 dBV SPK_GAIN[1:0] Pins = 10 available in Software Control Mode)(1) Speaker Amplifier Gain with (This setting places the device AV11 (Set via I²C) SPK_GAIN[1:0] Pins = 11 in Software Control Mode) BTL, Worst case over voltage, 10 mV gain settings |VOS|(SPK_ Speaker Amplifier DC Offset AMP) PBTL, Worst case over voltage, 15 mV gain settings (Hardware Control Mode. Speaker Amplifier Switching Frequency Additional switching rates fSPK_AMP(0) 16 fS when PWM_FREQ Pin = 0 available in Software Control Mode.) (Hardware Control Mode. Speaker Amplifier Switching Frequency Additional switching rates fSPK_AMP(1) 8 fS when PWM_FREQ Pin = 1 available in Software Control Mode.) PVDD = 15 V, TA = 25 °C, Die 120 m Ω Only On Resistance of Output MOSFET (both RDS(ON) PVDD= 15V, TA = 25 °C, high-side and low-side) Includes: Die, Bond Wires, 150 m Ω Leadframe fS = 44.1 kHz 3.7 fS = 48 kHz 4 –3-dB Corner Frequency of High-Pass fC Hz Filter fS = 88.2 kHz 7.4 fS = 96 kHz 8 7.10 Speaker Amplifier in Stereo Bridge-Tied Load (BTL) Mode input signal is 1 kHz Sine, specifications are over operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT PVDD = 12 V, SPK_GAIN[1:0] Pins = 00, - 66 - µVrms RSPK = 8Ω, A-Weighted ICN(SPK) Idle Channel Noise PVDD = 15 V, SPK_GAIN[1:0] Pins = 01, - 75 - µVrms RSPK = 8Ω, A-Weighted PVDD = 12 V, SPK_GAIN[1:0] Pins = 00, - 14.2 - W RSPK = 4Ω, THD+N = 0.1%, PVDD = 12 V, SPK_GAIN[1:0] Pins = 00, - 8 - W RSPK = 8Ω, THD+N = 0.1% Maximum Instantaneous PO(SPK) Output Power Per. Ch. PVDD = 15 V, SPK_GAIN[1:0] Pins = 01, - 21.9 - W RSPK = 4Ω, THD+N = 0.1%, PVDD = 15 V, SPK_GAIN[1:0] Pins = 01, - 12.5 - W RSPK = 8Ω, THD+N = 0.1% 8 Submit Documentation Feedback Copyright © 2013–2015, Texas Instruments Incorporated Product Folder Links: TAS5760LD |
Similar Part No. - TAS5760LD_15 |
|
Similar Description - TAS5760LD_15 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
