Electronic Components Datasheet Search |
|
D2-45057-QR-T Datasheet(PDF) 7 Page - Intersil Corporation |
|
D2-45057-QR-T Datasheet(HTML) 7 Page - Intersil Corporation |
7 / 31 page D2-45057, D2-45157 7 FN6785.0 July 29, 2010 Two-Wire (I2C) Interface Port Timing TA = +25°C, CVDD = PLLVDD = 1.8V ±5%, RVDD = PWMVDD = 3.3V ±10%. All grounds at 0.0V. All voltages referenced to ground. SYMBOL DESCRIPTION MIN MAX UNIT fSCL SCL Frequency - 100 kHz tbuf Bus Free Time Between Transmissions 4.7 - µs twlowSCLx SCL Clock Low 4.7 - µs twhighSCLx SCL Clock High 4.0 - µs tsSTA Setup Time For a (Repeated) Start 4.7 - µs thSTA Start Condition Hold Time 4.0 - µs thSDAx SDA Hold From SCL Falling (Note 11) 1 (typical) sys clk tsSDAx SDA Setup Time to SCL Rising 250 - ns tdSDAx SDA Output Delay Time From SCL Falling - 3.5 µs tr Rise Time of Both SDA and SCL (Note 12) - 1 µs tf Fall Time of Both SDA and SCL (Note 12) - 300 ns tsSTO Setup Time For a Stop Condition 4.7 - µs NOTES: 11. Data is clocked in as valid on next XTALI rising edge after SCL goes low. 12. Limits established by characterization and not production tested. twlowSCLx SCLx SDAx (INPUT) tsSTA thSTAx tr tf tsSDAx thSDAx tsSTO tbuf SDAx (OUTPUT) tdSDAx twhighSCLx FIGURE 2. I2C INTERFACE TIMING |
Similar Part No. - D2-45057-QR-T |
|
Similar Description - D2-45057-QR-T |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |