MX29F080TC-70 datasheet(10/38 Pages) MCNIX

Part #	MX29F080TC-70

Description	8M-BIT [1024K x 8] CMOS EQUAL SECTOR FLASH MEMORY

Download	38 Pages

Scroll/Zoom	100%

Manufacturer	MCNIX [Macronix International]

Direct Link	http://www.macronix.com

Logo

10 / 38 page

10

P/N:PM0579

REV. 1.6, NOV. 21, 2002

MX29F080

ERASE SUSPEND

This command only has meaning while the state ma-

chine is executing Automatic Sector Erase operation,

and therefore will only be responded during Automatic

Sector Erase operation. When the Erase Suspend com-

mand is written during a sector erase operation, the de-

vice requires a maximum of 100us to suspend the erase

operations. However, When the Erase Suspend command

is written during the sector erase time-out, the device

immediately terminates the time-out period and suspends

the erase operation. After this command has been ex-

ecuted, the command register will initiate erase suspend

mode. The state machine will return to read mode auto-

matically after suspend is ready. At this time, state ma-

chine only allows the command register to respond to

the Read Memory Array, Erase Resume and program

commands.

The system can determine the status of the program

operation using the Q7 or Q6 status bits, just as in the

standard program operation. After an erase-suspend pro-

gram operation is complete, the system can once again

read array data within non-suspended sector.

ERASE RESUME

This command will cause the command register to clear

the suspend state and return back to Sector Erase mode

but only if an Erase Suspend command was previously

issued. Erase Resume will not have any effect in all

other conditions. Another Erase Suspend command can

be written after the chip has resumed erasing.

SET-UP AUTOMATIC PROGRAM COMMANDS

To initiate Automatic Program mode, A three-cycle com-

mand sequence is required. There are two "unlock" write

cycles. These are followed by writing the Automatic Pro-

gram command A0H.

Once the Automatic Program command is initiated, the

next WE pulse causes a transition to an active program-

ming operation. Addresses are latched on the falling

edge, and data are internally latched on the rising edge

of the WE or CE, whichever happens first pulse. The

rising edge of WE or CE, whichever happens first also

begins the programming operation. The system is not

required to provide further controls or timings. The de-

vice will automatically provide an adequate internally gen-

erated program pulse and verify margin.

If the program operation was unsuccessful, the data on

Q5 is "1"(see Table 4), indicating the program operation

exceed internal timing limit.The automatic programming

operation is completed when the data read on Q6 stops

toggling for two consecutive read cycles and the data

on Q7 and Q6 are equivalent to data written to these two

bits, at which time the device returns to the Read mode

(no program verify command is required).

DATA POLLING-Q7

The MX29F080 also features Data Polling as a method

to indicate to the host system that the Automatic Pro-

gram or Erase algorithms are either in progress or com-

pleted.

While the Automatic Programming algorithm is in opera-

tion, an attempt to read the device will produce the

complement data of the data last written to Q7. Upon

completion of the Automatic Program Algorithm an at-

tempt to read the device will produce the true data last

written to Q7. The Data Polling feature is valid after the

rising edge of the fourth WE or CE, whichever happens

first, of the four write pulse sequences for automatic

program.

While the Automatic Erase algorithm is in operation, Q7

will read "0" until the erase operation is competed. Upon

completion of the erase operation, the data on Q7 will

read "1". The Data Polling feature is valid after the rising

edge of the sixth WE or CE, whichever happens first, of

six write pulse sequences for automatic chip/sector

erase.

The Data Polling feature is active during Automatic Pro-

gram/Erase algorithm or sector erase time-out. (see sec-

tion Q3 Sector Erase Timer)

Similar Part No. - MX29F080TC-70

Manufacturer	Part #	Datasheet	Description
Macronix International	MX29F001B	587Kb / 42P	1M-BIT [128K x 8] CMOS FLASH MEMORY
	MX29F001T	587Kb / 42P	1M-BIT [128K x 8] CMOS FLASH MEMORY
	MX29F001TPC-12	587Kb / 42P	1M-BIT [128K x 8] CMOS FLASH MEMORY
	MX29F001TPC-90	587Kb / 42P	1M-BIT [128K x 8] CMOS FLASH MEMORY
	MX29F001TQC-12	587Kb / 42P	1M-BIT [128K x 8] CMOS FLASH MEMORY

More results

Similar Description - MX29F080TC-70

Manufacturer	Part #	Datasheet	Description
Macronix International	MX29LV065	747Kb / 64P	64M-BIT [8M x 8] CMOS EQUAL SECTOR FLASH MEMORY
	MX29LV081B	338Kb / 51P	8M-BIT [1M x 8] CMOS SINGLE VOLTAGE 3V ONLY EQUAL SECTOR FLASH MEMORY
	MX29F016	868Kb / 37P	16M-BIT [2M X 8] CMOS EQUAL SECTOR FLASH MEMORY
List of Unclassifed Man...	MX29LV033A	348Kb / 56P	32M-BIT [4M x 8] CMOS EQUAL SECTOR FLASH MEMORY
List of Unclassifed Man...	MX29LV065B	338Kb / 51P	8M-BIT [1M x 8] CMOS SINGLE VOLTAGE 3V ONLY EQUAL SECTOR FLASH MEMORY
Macronix International	MX29LV081	466Kb / 51P	8M-BIT [1M x 8] CMOS SINGLE VOLTAGE 3V ONLY EQUAL SECTOR FLASH MEMORY
ON Semiconductor	ENA2287	173Kb / 23P	8M-bit (1024K x 8) Serial Flash Memory March, 2014 Ver. 2.12
	ENA2286	172Kb / 23P	8M-bit (1024K x 8) Serial Flash Memory March, 2014 Ver. 1.62
	ENA2261	203Kb / 23P	8M-bit (1024K x 8) Serial Flash Memory December, 2013
	ENA2199	143Kb / 22P	8M-bit (1024K x 8) Serial Flash Memory December, 2013 Ver. 2.0

More results

MX29F080TC-70 Datasheet(PDF) 10 Page - Macronix International

MX29F080TC-70 Datasheet(HTML) 10 Page - Macronix International

Similar Part No. - MX29F080TC-70

Similar Description - MX29F080TC-70

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

Datasheet Download

Link URL