Electronic Components Datasheet Search |
|
IP4220CZ6 Datasheet(PDF) 3 Page - NXP Semiconductors |
|
IP4220CZ6 Datasheet(HTML) 3 Page - NXP Semiconductors |
3 / 9 page IP4220CZ6 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved. Product data sheet Rev. 5 — 8 July 2011 3 of 9 NXP Semiconductors IP4220CZ6 Dual USB 2.0 integrated ESD protection 7. Characteristics [1] Pins 1, 3, 4 and 6. [2] Pins 1, 3, 4 and 6 to ground. [3] Pin 5 to pin 2. 8. Application information 8.1 Universal serial bus 2.0 protection The device is optimized to protect, for example, two USB 2.0 ports from ESD. Each device can protect both USB data lines and the VBUS supply line. A typical application is shown in Figure 1. Table 6. Characteristics Tamb =25 C; unless otherwise specified. Symbol Parameter Conditions Min Typ Max Unit C(I/O-GND) input/output to ground capacitance VI =0 V; f =1 MHz; VP =3V [1] -1.0 - pF C(zd-GND) Zener diode to ground capacitance VI =0 V; f =1 MHz; VP =3V [3] -40 - pF IRM reverse leakage current VI =3 V [2] - - 100 nA VBRzd Zener diode breakdown voltage I=1mA [3] 6- 9 V VF forward voltage - 0.7 - V Fig 1. Typical application of IP4220CZ6 018aaa143 4 USB 2.0 IEEE1394 CONTROLLER 5 6 3 2 1 VBUS D+ D– GND VBUS D+ D– GND IP4220CZ6 |
Similar Part No. - IP4220CZ6_15 |
|
Similar Description - IP4220CZ6_15 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |