IN82C55 datasheet(2/22 Pages) IKSEMICON

Part #	IN82C55

Description	Compatible with all Intel and Most Other Microprocessors

Download	22 Pages

Scroll/Zoom	100%

Manufacturer	IKSEMICON [IK Semicon Co., Ltd]

Direct Link	http://www.iksemi.com/en/index.html

Logo

2 / 22 page

IN82C55A

Symbol

number

Type

Name and Function

PA

1-4

I/O

PORT A, PINS 0-3: Lower nibble of an 8-bit data output latch buffer

and an 8-bit data input latch.

3-0

5

I

READ CONTROL: This input is low during CPU read operations.

RD

6

I

CHIP SELECT: A low on this input enables the 82C55A to respond

to

CS

and

signals RD and WR are ignored otherwise.

RD

WR

GND

7

System Ground.

A

8-9

I

ADDRESS: These input signals in conjunction

and

RD

WR control

the selection of one of the three ports or the control word registers.

1-0

A

Input Operation (Read)

CS

RD

WR

1

0

1

0

Port A - Data Bus

0

1

0

1

0

Port B - Data Bus

1

0

1

0

Port C - Data Bus

1

0

1

0

Control Word - Data Bus

Output Operation (Write)

0

1

0

Data Bus - Port A

0

1

0

Data Bus - Port B

1

0

1

0

Data Bus - Port C

1

0

Data Bus – Control

Disable Function

x

1

Data Bus-3-State

x

1

0

Data Bus-3-State

PC

10-13

I/O

PORT C, PINS 4-7: Upper nibble of an 8-bit data output latch/buffer

and an 8-bit data input buffer (no latch for input). This port can be

divided into two 4-bit ports under the mode control. Each 4-bit port

contains a 4-bit latch and it can be used for the control signal outputs

and status signal inputs in conjunction with ports A and B.

7-4

PC

14-17

I/O

PORT C, PINS 0-3: Lower nibble of Port C.

0-3

PB

18-25

I/O

PORT B, PINS 0-7: An 8-bit data output latch/buffer and an 8-bit

data input buffer

0-7

VCC

26

SYSTEM POWER: +5V Power Supply

D

27-34

I/O

DATA BUS: Bi-directional, tri-state data bus lines, connected to

system data bus

7-0

RESET

35

I

RESET: A high on this input clears the control register and all ports

are set to the input mode

36

I

WRITE CONTROL: This input is low during CPU write operations

WR

PA

37-40

I/O

PORT A PINS 4-7: Upper nibble of an 8-bit data output latch/buffer

and an 8-bit data input latch

7-4

Rev. 00

Similar Part No. - IN82C55

Manufacturer	Part #	Datasheet	Description
Integral Corp.	IN82C55AN	341Kb / 21P	CHMOS PROGRAMMABLE PERIPHERAL INTERFACE

More results

Similar Description - IN82C55

Manufacturer	Part #	Datasheet	Description
IK Semicon Co., Ltd	INF8574	384Kb / 11P	Compatible with most microcontrollers
Freescale Semiconductor...	MC68020RC25E	1Mb / 306P	Object-Code Compatible with Earlier M68000 Microprocessors
Aries Electronics, Inc.	18027	502Kb / 1P	P/N 1109342 for Intel 80C31BH, 80C51BH, 87C51, 80/83C652, 80C251 and Other Microprocessors PLCC-to-DIP Adapter
List of Unclassifed Man...	AM8224	75Kb / 1P	CLOCK GENERATOR AND DRIVER FOR 8080A COMPATIBLE MICROPROCESSORS
Advanced Micro Devices	AM8228	73Kb / 1P	System Controller and Bus Driver for 8080A Compatible Microprocessors
Maxim Integrated Produc...	DS9090EVKIT	1Mb / 9P	Compatible with Other 1-Wire Devices Purchased Separately Rev 1; 4/16
Motorola, Inc	M68040	3Mb / 442P	M68000-compatible, high-performance, 32-bit microprocessors
Alliance Semiconductor ...	AS6C8016-55TIN	1Mb / 11P	All inputs and outputs TTL compatible
List of Unclassifed Man...	114992152	584Kb / 4P	re_computer case: Most Compatible Enclosure for SBCs
PMC-Sierra, Inc	RM7935	668Kb / 2P	64-bit Microprocessors with Integrated L2 Cache and EJTAG