Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MT4LC4M16R6 Datasheet(PDF) 4 Page - Micron Technology

Part # MT4LC4M16R6
Description  DRAM
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICRON [Micron Technology]
Direct Link  http://www.micron.com
Logo MICRON - Micron Technology

MT4LC4M16R6 Datasheet(HTML) 4 Page - Micron Technology

  MT4LC4M16R6 Datasheet HTML 1Page - Micron Technology MT4LC4M16R6 Datasheet HTML 2Page - Micron Technology MT4LC4M16R6 Datasheet HTML 3Page - Micron Technology MT4LC4M16R6 Datasheet HTML 4Page - Micron Technology MT4LC4M16R6 Datasheet HTML 5Page - Micron Technology MT4LC4M16R6 Datasheet HTML 6Page - Micron Technology MT4LC4M16R6 Datasheet HTML 7Page - Micron Technology MT4LC4M16R6 Datasheet HTML 8Page - Micron Technology MT4LC4M16R6 Datasheet HTML 9Page - Micron Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 24 page
background image
4
4 Meg x 16 EDO DRAM
Micron Technology, Inc., reserves the right to change products or specifications without notice.
D29_C.p65 – Rev. 2/01
©2001, Micron Technology, Inc.
4 MEG x 16
EDO DRAM
the upper byte (DQ8-DQ15). General byte and word
access timing is shown in Figures 1 and 2.
A logic HIGH on WE# dictates read mode, while a
logic LOW on WE# dictates write mode. During a
WRITE cycle, data-in (D) is latched by the falling edge
of WE or CAS# (CASL# or CASH#), whichever occurs
last. An EARLY WRITE occurs when WE is taken LOW
prior to either CAS# falling. A LATE WRITE or READ-
MODIFY-WRITE occurs when WE falls after CAS# (CASL#
or CASH#) is taken LOW. During EARLY WRITE cycles,
the data outputs (Q) will remain High-Z, regardless of
the state of OE#. During LATE WRITE or READ-MODIFY-
WRITE cycles, OE# must be taken HIGH to disable the
data outputs prior to applying input data. If a LATE
WRITE or READ-MODIFY-WRITE is attempted while
keeping OE# LOW, no write will occur, and the data
outputs will drive read data from the accessed location.
Additionally, both bytes must always be of the same
mode of operation if both bytes are active. A CAS#
precharge must be satisfied prior to changing modes of
operation between the upper and lower bytes. For
example, an EARLY WRITE on one byte and a LATE
Figure 2
WORD and BYTE READ Example
STORED
DATA
1
1
0
1
1
1
1
1
RAS#
CASL#
WE#
Z = High-Z
ADDRESS 1
ADDRESS 0
0
1
0
1
0
0
0
0
WORD READ
LOWER BYTE READ
STORED
DATA
1
1
0
1
1
1
1
1
CASH#
OUTPUT
DATA
1
1
0
1
1
1
1
1
STORED
DATA
1
1
0
1
1
1
1
1
Z
Z
Z
Z
Z
Z
Z
Z
OUTPUT
DATA
1
1
0
1
1
1
1
1
OUTPUT
DATA
1
1
0
1
1
1
1
1
OUTPUT
DATA
1
1
0
1
1
1
1
1
STORED
DATA
1
1
0
1
1
1
1
1
UPPER BYTE
(DQ8-DQ15)
OF WORD
LOWER BYTE
(DQ0-DQ7)
OF WORD
0
1
0
1
0
0
0
0
0
1
0
1
0
0
0
0
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
0
1
0
1
0
0
0
0
0
1
0
1
0
0
0
0
WRITE on the other byte are not allowed during the
same cycle. However, an EARLY WRITE on one byte and
a LATE WRITE on the other byte, after a CAS# precharge
has been satisfied, are permissible.
EDO PAGE MODE
DRAM READ cycles have traditionally turned the
output buffers off (High-Z) with the rising edge of
CAS#. If CAS# went HIGH and OE# was LOW (active),
the output buffers would be disabled. The 64Mb EDO
DRAM offers an accelerated page mode cycle by elimi-
nating output disable from CAS# HIGH. This option is
called EDO, and it allows CAS# precharge time (tCP) to
occur without the output data going invalid (see READ
and EDO-PAGE-MODE READ waveforms).
EDO operates like any DRAM READ or FAST-PAGE-
MODE READ, except data is held valid after CAS# goes
HIGH, as long as RAS# and OE# are held LOW and WE#
is held HIGH. OE# can be brought LOW or HIGH while
CAS# and RAS# are LOW, and the DQs will transition
between valid data and High-Z. Using OE#, there are
DRAM ACCESS (continued)


Similar Part No. - MT4LC4M16R6

ManufacturerPart #DatasheetDescription
logo
Micron Technology
MT4LC4M16R6-1 MICRON-MT4LC4M16R6-1 Datasheet
413Kb / 24P
   DRAM
MT4LC4M16R6TG-5 MICRON-MT4LC4M16R6TG-5 Datasheet
413Kb / 24P
   DRAM
MT4LC4M16R6TG-5S MICRON-MT4LC4M16R6TG-5S Datasheet
413Kb / 24P
   DRAM
MT4LC4M16R6TG-6 MICRON-MT4LC4M16R6TG-6 Datasheet
413Kb / 24P
   DRAM
MT4LC4M16R6TG-6S MICRON-MT4LC4M16R6TG-6S Datasheet
413Kb / 24P
   DRAM
More results

Similar Description - MT4LC4M16R6

ManufacturerPart #DatasheetDescription
logo
Micron Technology
MT4LC8M8E1 MICRON-MT4LC8M8E1 Datasheet
382Kb / 20P
   DRAM
MT4LC4M4B1 MICRON-MT4LC4M4B1 Datasheet
360Kb / 20P
   DRAM
MT4LC8M8P4 MICRON-MT4LC8M8P4 Datasheet
397Kb / 22P
   DRAM
MT4LC16M4A7 MICRON-MT4LC16M4A7 Datasheet
350Kb / 20P
   DRAM
MT4LC4M16F5 MICRON-MT4LC4M16F5 Datasheet
339Kb / 19P
   DRAM
MT4LC4M16R6-1 MICRON-MT4LC4M16R6-1 Datasheet
413Kb / 24P
   DRAM
MT4LC16M4G3 MICRON-MT4LC16M4G3 Datasheet
386Kb / 22P
   DRAM
MT48LC16M4A2 MICRON-MT48LC16M4A2 Datasheet
1Mb / 55P
   SYNCHRONOUS DRAM
MT48LC1M16A1 MICRON-MT48LC1M16A1 Datasheet
1Mb / 51P
   SYNCHRONOUS DRAM
MT12D436 MICRON-MT12D436 Datasheet
310Kb / 17P
   DRAM MODULE
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com