NB7VQ14M

http://onsemi.com

3

EQEN Q3

GND Q0

Q0

Q1

Q1

Q2

Q2

IN

VT

VREFAC

IN

56

7

8

16

15

14

13

12

11

10

9

1

2

3

4

NB7VQ14M

Exposed Pad (EP)

Figure 2. QFN−16 Pinout (Top View)

Table 1. EQUALIZER ENABLE FUNCTION

EQEN

Function

0

IN / IN Inputs By−pass the Equalizer section

1

Inputs flow through the Equalizer

Table 2. PIN DESCRIPTION

Pin

Name

I/O

Description

1

IN

LVPECL, CML,

LVDS Input

Non−inverted Differential Input. Note 1.

2

VT

Internal 100 W Center−tapped Termination Pin for IN / IN

3

VREFAC

Output Voltage Reference for Capacitor−Coupled Inputs, only

4

IN

LVPECL, CML,

LVDS Input

Inverted Differential Input. Note 1.

5

EQEN

LVCMOS Input

Equalizer Enable Input; pin will default LOW when left open (has internal pull−down resistor)

6

Q3

CML Output

7

Q3

CML Output

8

VCC

−

Positive Supply Voltage

9

Q2

CML Output

10

Q2

CML Output

11

Q1

CML Output

12

Q1

CML Output

13

VCC

−

Positive Supply Voltage

14

Q0

CML Output

15

Q0

CML Output

16

GND

−

Negative Supply Voltage

−

EP

−

The Exposed Pad (EP) on the QFN−16 package bottom is thermally connected to the die for

improved heat transfer out of package. The exposed pad must be attached to a heat−sinking

conduit. The pad is electrically connected to the die, and must be electrically and thermally con-

nected to GND on the PC board.

1. In the differential configuration when the input termination pin (VT) is connected to a common termination voltage or left open, and if no signal

is applied on IN / IN input, then, the device will be susceptible to self−oscillation.

2. All VCC and GND pins must be externally connected to a power supply for proper operation.