Electronic Components Datasheet Search |
|
KAI-2020-ABA-CR-AE Datasheet(PDF) 5 Page - ON Semiconductor |
|
KAI-2020-ABA-CR-AE Datasheet(HTML) 5 Page - ON Semiconductor |
5 / 37 page KAI−2020 www.onsemi.com 5 Vertical to Horizontal Transfer Figure 4. Vertical to Horizontal Transfer Architecture Top View Direction of Vertical Charge Transfer V1 V2 V1 Photodiode V2 Transfer Gate Fast Line Dump H1S Direction of Horizontal Charge Transfer Lightshield Not Shown When the V1 and V2 timing inputs are pulsed, charge in every pixel of the VCCD is shifted one row towards the HCCD. The last row next to the HCCD is shifted into the HCCD. When the VCCD is shifted, the timing signals to the HCCD must be stopped. H1 must be stopped in the high state and H2 must be stopped in the low state. The HCCD clocking may begin THD ms after the falling edge of the V1 and V2 pulse. Charge is transferred from the last vertical CCD phase into the H1S horizontal CCD phase. Refer to Figure 28 for an example of timing that accomplishes the vertical to horizontal transfer of charge. If the fast line dump is held at the high level (FDH) during a vertical to horizontal transfer, then the entire line is removed and not transferred into the horizontal register. |
Similar Part No. - KAI-2020-ABA-CR-AE |
|
Similar Description - KAI-2020-ABA-CR-AE |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |