Electronic Components Datasheet Search |
|
SM5165 Datasheet(PDF) 5 Page - Nippon Precision Circuits Inc |
|
SM5165 Datasheet(HTML) 5 Page - Nippon Precision Circuits Inc |
5 / 10 page SM5165AV NIPPON PRECISION CIRCUITS—5 FUNCTIONAL DESCRIPTION Operating Frequency Divider (N-counter) Structure The operating frequency divider generates a compar- ator frequency signal (FV), which is input to the phase comparator, by dividing the VCO signal input on pin FIN. The operating frequency divider is comprised by dual modulus prescalers, a 5-bit swallow counter and a 13-bit main counter. The settings for the dual modulus prescaler (P and P + 1), swallow counter (S) and main counter (M) are related to the comparator frequency divider ratio by: The counter value ranges are P = 32, P + 1 = 33, S = 0 to 31, and M = 32 to 8191. Therefore, the compara- tor frequency divider ratio range N is 1056 to 262143. Reference Frequency Divider (R-counter) Structure The reference frequency divider generates a compar- ator frequency signal (FR), which is input to the phase comparator, by dividing the reference oscilla- tor frequency input either from an external signal on XIN or from a crystal oscillator connected between XIN and XOUT. The reference frequency divider is comprised by a fixed divide-by-8 prescaler and an 11-bit reference counter. NP 1 + () SP M S – () + × = PM S + = The settings for the prescaler (A = 8) and reference counter (R) are related to the reference frequency divider ratio by: The counter value ranges are A = 8 and B = 5 to 2047. Therefore, the reference frequency divider ratio range is R = 40 to 16376. Input Data The input data should be specified keeping in mind both the VDD2 and VDD3 supplies. The data is input using CLK, DATA and LE pins into the shift register and latch which operate from the VDD2 supply. How- ever, the input voltages can be specified using either the VDD2 or VDD3 supply levels. The control data input uses a 3-line 23-bit serial interface comprising the clock (CLK), data input (DATA) and latch enable (LE). The data is input with the MSB first. The last (23rd) bit is used as the latch select control bit. Data is written to the shift register on the rising edge of the clock signal. Accordingly, the data should change state on the falling edge of the clock signal. Data is transferred from the shift register to the latch when the latch enable (LE) sig- nal goes HIGH. Accordingly, the latch enable signal should be held LOW while data is being written to the shift register. The clock and data input signals are both ignored when the latch enable signal goes HIGH. RAB8B == Input data format 12 345 678 9 10 11 12 13 14 15 16 17 MSB CLK DATA LE 18 19 20 21 22 23 LSB CONTROL 12 345 678 9 10 11 12 13 14 15 16 17 MSB CLK DATA LE 18 19 20 21 22 23 LSB CONTROL |
Similar Part No. - SM5165 |
|
Similar Description - SM5165 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |