Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MT9079AC Datasheet(PDF) 11 Page - Mitel Networks Corporation

Part # MT9079AC
Description  CMOS ST-BUS??FAMILY Advanced Controller for E1
Download  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MITEL [Mitel Networks Corporation]
Direct Link  http://www.mitel.com
Logo MITEL - Mitel Networks Corporation

MT9079AC Datasheet(HTML) 11 Page - Mitel Networks Corporation

Back Button MT9079AC Datasheet HTML 7Page - Mitel Networks Corporation MT9079AC Datasheet HTML 8Page - Mitel Networks Corporation MT9079AC Datasheet HTML 9Page - Mitel Networks Corporation MT9079AC Datasheet HTML 10Page - Mitel Networks Corporation MT9079AC Datasheet HTML 11Page - Mitel Networks Corporation MT9079AC Datasheet HTML 12Page - Mitel Networks Corporation MT9079AC Datasheet HTML 13Page - Mitel Networks Corporation MT9079AC Datasheet HTML 14Page - Mitel Networks Corporation MT9079AC Datasheet HTML 15Page - Mitel Networks Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 54 page
background image
MT9079
4-247
TAIS Operation
The TAIS (Transmit AIS) pin allows the PRI interface
to transmit an all ones signal form the point of
power-up without writing to any control registers.
After the interface has been initialized normal
operation can take place by making TAIS high.
National Bit Buffers
Table 4 shows the contents of the transmit and
receive
Frame
Alignment
Signals
(FAS)
and
Non-frame Alignment Signals (NFAS) of time slot
zero of a PCM 30 signal. Even numbered frames
(CRC Frame # 0, 2, 4, ...) are FASs and odd
numbered frames (CRC Frame # 1, 3, 5, ...) are
NFASs. The bits of each channel are numbered 1 to
8, with 1 being the most significant and 8 the least
significant.
Table 4 - FAS and NFAS Structure
Table 5 illustrates the organization of the MT9079
transmit and receive national bit buffers. Each row is
an addressable byte of the MT9079 national bit
buffer, and each column contains the national bits of
an odd numbered frame of each CRC-4 Multiframe.
The transmit and receive national bit buffers are
selectible
in
microprocessor
or
microcontroller
CRC
CRC
Frame/
Type
PCM 30 Channel Zero
12345678
0/FAS
C1
0011011
1/NFAS
01
ALM Sa4 Sa5 Sa6 Sa7 Sa8
2/FAS
C2
0011011
3/NFAS
01
ALM Sa4 Sa5 Sa6 Sa7 Sa8
4/FAS
C3
0011011
5/NFAS
11
ALM Sa4 Sa5 Sa6 Sa7 Sa8
6/FAS
C4
0011011
7/NFAS
01
ALM Sa4 Sa5 Sa6 Sa7 Sa8
8/FAS
C1
0011011
9/NFAS
11
ALM Sa4 Sa5 Sa6 Sa7 Sa8
10/FAS
C2
0011011
11/NFAS
11
ALM Sa4 Sa5 Sa6 Sa7 Sa8
12/FAS
C3
0011011
13/NFAS
E1
1
ALM Sa4 Sa5 Sa6 Sa7 Sa8
14/FAS
C4
0011011
15/NFAS
E2
1
ALM Sa4 Sa5 Sa6 Sa7 Sa8
indicates position of CRC-4 multiframe alignment signal.
modes, but cannot be accessed in ST-BUS mode. In
ST-BUS mode access to the national bits can be
achieved
through
the
Transmit
and
Receive
Non-frame Alignment Signal (CSTi0 and CSTo).
When selected, the Data Link (DL) pin functions
override the transmit national bit buffer function.
The
CALN
(CRC-4
Alignment)
status
bit
and
maskable interrupt CALNI indicate the beginning of
every received CRC-4 multiframe.
Table 5 - MT9079 National Bit Buffers
Note: NBB0 - NBB4 are addressable bytes of the MT9079
transmit and receive national bit buffers.
Data Link Operation
The MT9079 has a user defined 4 kbit/sec. data link
for the transport of maintenance and performance
monitoring information across the PCM 30 link. This
channel functions using one of the national bits (Sa4,
Sa5, Sa6, Sa7 or Sa8) of the PCM 30 channel zero
non-frame alignment signal. The Sa bit used for the
DL is selected by making one of the bits, Sa4 - Sa8,
high in the Data Link Select Word. Access to the DL
is provided by pins DLCLK, TxDL and RxDL, which
allow easy interfacing to an HDLC controller.
The 4 kHz DLCLK output signal is derived from the
ST-BUS clocks and is aligned with the receive data
link output RxDL. The DLCLK will not change phase
with a received frame slip, but the RxDL data has a
50% chance of being lost or repeated when a slip
occurs.
The TxDL input signal is clocked into the MT9079 by
the rising edge of an internal 4 kHz clock (e.g., internal
data link clock IDCLK). The IDCLK is 180 degrees out
of phase with the DLCLK. See Figures 20 and 21 for
timing requirements.
Addre
ssable
Bytes
Frames 1, 3, 5, 7, 9, 11, 13 & 15 of a CRC-4
Multiframe
F1
F3
F5
F7
F9
F11
F13
F15
NBB0
Sa4
Sa4
Sa4
Sa4
Sa4
Sa4
Sa4
Sa4
NBB1
Sa5
Sa5
Sa5
Sa5
Sa5
Sa5
Sa5
Sa5
NBB2
Sa6
Sa6
Sa6
Sa6
Sa6
Sa6
Sa6
Sa6
NBB3
Sa7
Sa7
Sa7
Sa7
Sa7
Sa7
Sa7
Sa7
NBB4
Sa8
Sa8
Sa8
Sa8
Sa8
Sa8
Sa8
Sa8


Similar Part No. - MT9079AC

ManufacturerPart #DatasheetDescription
logo
Marktech Corporate
MT907-PRSS MARKTECH-MT907-PRSS Datasheet
106Kb / 1P
   Visible Light Emitting Diode
logo
Mitel Networks Corporat...
MT90710 MITEL-MT90710 Datasheet
113Kb / 12P
   High-Speed Isochronous Multiplexer
MT90710AP MITEL-MT90710AP Datasheet
113Kb / 12P
   High-Speed Isochronous Multiplexer
logo
Zarlink Semiconductor I...
MT9072 ZARLINK-MT9072 Datasheet
3Mb / 275P
   Octal T1/E1/J1 Framer
MT9072AB ZARLINK-MT9072AB Datasheet
3Mb / 275P
   Octal T1/E1/J1 Framer
More results

Similar Description - MT9079AC

ManufacturerPart #DatasheetDescription
logo
Mitel Networks Corporat...
MT8952B-1 MITEL-MT8952B-1 Datasheet
170Kb / 27P
   ISO-CMOS ST-BUS??FAMILY HDLC Protocol Controller
MT8952B MITEL-MT8952B Datasheet
397Kb / 22P
   ISO-CMOS ST-BUS??FAMILY HDLC Protocol Controller
logo
Zarlink Semiconductor I...
MT9171 ZARLINK-MT9171 Datasheet
401Kb / 25P
   ISO2-CMOS ST-BUS FAMILY
logo
Mitel Networks Corporat...
MT8941 MITEL-MT8941 Datasheet
246Kb / 18P
   CMOS ST-BUS??FAMILY Advanced T1/CEPT Digital Trunk PLL
MT8941B MITEL-MT8941B Datasheet
131Kb / 22P
   CMOS ST-BUS??FAMILY Advanced T1/CEPT Digital Trunk PLL
MT89L80 MITEL-MT89L80 Datasheet
75Kb / 15P
   CMOS ST-BUS??FAMILY Digital Switch
MT8920B MITEL-MT8920B Datasheet
534Kb / 24P
   ISO-CMOS ST-BUS??FAMILY ST-BUS Parallel Access Circuit
MT8920B-1 MITEL-MT8920B-1 Datasheet
215Kb / 29P
   ISO-CMOS ST-BUS??FAMILY ST-BUS Parallel Access Circuit
MT89L85 MITEL-MT89L85 Datasheet
134Kb / 20P
   CMOS ST-BUS??FAMILY Enhanced Digital Switch
MT8985 MITEL-MT8985 Datasheet
345Kb / 18P
   CMOS ST-BUS??FAMILY Enhanced Digital Switch
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com