Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MT9160 Datasheet(PDF) 8 Page - Mitel Networks Corporation

Part # MT9160
Description  ISO2-CMOS 5 Volt Multi-Featured Codec (MFC)
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MITEL [Mitel Networks Corporation]
Direct Link  http://www.mitel.com
Logo MITEL - Mitel Networks Corporation

MT9160 Datasheet(HTML) 8 Page - Mitel Networks Corporation

Back Button MT9160 Datasheet HTML 4Page - Mitel Networks Corporation MT9160 Datasheet HTML 5Page - Mitel Networks Corporation MT9160 Datasheet HTML 6Page - Mitel Networks Corporation MT9160 Datasheet HTML 7Page - Mitel Networks Corporation MT9160 Datasheet HTML 8Page - Mitel Networks Corporation MT9160 Datasheet HTML 9Page - Mitel Networks Corporation MT9160 Datasheet HTML 10Page - Mitel Networks Corporation MT9160 Datasheet HTML 11Page - Mitel Networks Corporation MT9160 Datasheet HTML 12Page - Mitel Networks Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 28 page
background image
MT9160
Preliminary Information
7-84
Codec, Digital gain and tone generation) and to
provide the channel timing requirements.
The MT9160 uses only the first four channels of the
32 channel frame. These channels are always
defined, beginning with Channel 0 after the frame
pulse, as shown in Figure 7 (ST-BUS
channel
assignments).
The first two (D & C) Channels are enabled for use
by the DEN and CEN bits respectively, (Control
Register 2, address 04h). ISDN basic rate service
(2B+D) defines a 16 kb/s signalling (D) Channel. The
MT9160
supports
transparent
access
to
this
signalling channel. ST-BUS basic rate transmission
devices, which may not employ a microport, provide
access to
their
internal
control/status registers
through the ST-BUS Control (C) Channel. The
MT9160
supports
microport
access
to
this
C-Channel.
DEN - D-Channel
In ST-BUS mode access to the D-Channel (transmit
and receive) data is provided through an 8-bit read/
write register (address 06h). D-Channel data is
accumulated in, or transmitted from this register at
the rate of 2 bits/frame for 16 kb/s operation (1 bit/
frame for 8 kb/s operation). Since the ST-BUS is
asynchronous, with respect to the microport, valid
access to this register is controlled through the use
of an interrupt (IRQ) output.
D-Channel access is
enabled via the (DEn) bit.
DEn:
When 1, ST-BUS D-channel data (1 or 2 bits/frame
depending on the state of the D8 bit) is shifted into/
out of the D-channel (READ/WRITE) register.
When 0, the receive D-channel data (READ) is still
shifted into the proper register while the DSTo
D-channel timeslot and IRQ outputs are tri-stated
(default).
D8:
When 1, D-Channel data is shifted at the rate of 1 bit/
frame (8 kb/s).
When 0, D-Channel data is shifted at the rate of 2
bits/frame (16 kb/s default).
16 kb/s D-Channel operation is the default mode
which allows the microprocessor access to a full byte
of D-Channel information every fourth ST-BUS
frame. By arbitrarily assigning ST-BUS frame n as
the
reference
frame,
during
which
the
microprocessor D-Channel read and write operations
are performed, then:
(a) A microport read of address 04 hex will result in a
byte of data being extracted which is composed of
four di-bits (designated by roman numerals I,II,III,IV).
These di-bits are composed of the two D-Channel
bits received during each of frames n, n-1, n-2 and
n-3. Referring to Fig. 8a: di-bit I is mapped from
frame n-3, di-bit II is mapped from frame n-2, di-bit III
is mapped from frame n-1 and di-bit IV is mapped
from frame n.
The D-Channel read register is not preset to any
particular value on power-up (PWRST) or software
reset (RST).
(b) A microport write to Address 04 hex will result in
a byte of data being loaded which is composed of
four di-bits (designated by roman numerals I, II, III,
IV). These di-bits are destined for the two D-Channel
bits transmitted during each of frames n+1, n+2, n+3,
n+4. Referring to Fig. 8a: di-bit I is mapped to frame
n+1, di-bit II is mapped to frame n+2, di bit III is
mapped to frame n+3 and di bit IV is mapped to
frame n+4.
If no new data is written to address 04 hex , the
current
D-channel
register
contents
will
be
continuously re-transmitted.
The D-Channel write
register is preset to all ones on power-up (PWRST)
or software reset (RST).
Figure 7 - ST-BUS Channel Assignment
F0i
DSTi,
DSTo
LSB first
for D-
Channel
MSB first for C, B1- & B2-
Channels
CHANNEL 0
D-channel
CHANNEL 1
C-channel
CHANNEL 2
B1-channel
CHANNEL 3
B2-channel
CHANNELS 4-31
Not Used
125
µs


Similar Part No. - MT9160

ManufacturerPart #DatasheetDescription
logo
Mitel Networks Corporat...
MT91600 MITEL-MT91600 Datasheet
65Kb / 16P
   Programmable SLIC
logo
Zarlink Semiconductor I...
MT91600 ZARLINK-MT91600 Datasheet
315Kb / 18P
   Programmable SLIC
MT91600AN ZARLINK-MT91600AN Datasheet
315Kb / 18P
   Programmable SLIC
MT91600AN1 ZARLINK-MT91600AN1 Datasheet
315Kb / 18P
   Programmable SLIC
MT91600ANR ZARLINK-MT91600ANR Datasheet
315Kb / 18P
   Programmable SLIC
More results

Similar Description - MT9160

ManufacturerPart #DatasheetDescription
logo
Mitel Networks Corporat...
MT9160B MITEL-MT9160B Datasheet
13Kb / 2P
   ISO2-CMOS 5 Volt Multi-Featured Codec (MFC)
MT9161B MITEL-MT9161B Datasheet
154Kb / 30P
   ISO2-CMOS 5 Volt Multi-Featured Codec (MFC)
MT91L60 MITEL-MT91L60 Datasheet
166Kb / 20P
   ISO2-CMOS 3 Volt Multi-Featured Codec (MFC)
MT91L61 MITEL-MT91L61 Datasheet
146Kb / 32P
   ISO2-CMOS 3 Volt Multi-Featured Codec (MFC)
logo
Zarlink Semiconductor I...
MT9161B ZARLINK-MT9161B Datasheet
422Kb / 30P
   5 Volt Multi-Featured Codec (MFC)
MT91L61 ZARLINK-MT91L61 Datasheet
529Kb / 33P
   3 Volt Multi-Featured Codec (MFC)
logo
Mitel Networks Corporat...
MT9162 MITEL-MT9162 Datasheet
83Kb / 17P
   ISO2-CMOS 5 Volt Single Rail Codec
MT91L62 MITEL-MT91L62 Datasheet
79Kb / 17P
   ISO2-CMOS 3 Volt Single Rail Codec
MT8960 MITEL-MT8960 Datasheet
324Kb / 22P
   ISO2-CMOS Integrated PCM Filter Codec
logo
Zarlink Semiconductor I...
MT9162 ZARLINK-MT9162 Datasheet
569Kb / 22P
   5 Volt Single Rail Codec
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com