Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MT9161B Datasheet(PDF) 7 Page - Mitel Networks Corporation

Part # MT9161B
Description  ISO2-CMOS 5 Volt Multi-Featured Codec (MFC)
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MITEL [Mitel Networks Corporation]
Direct Link  http://www.mitel.com
Logo MITEL - Mitel Networks Corporation

MT9161B Datasheet(HTML) 7 Page - Mitel Networks Corporation

Back Button MT9161B Datasheet HTML 3Page - Mitel Networks Corporation MT9161B Datasheet HTML 4Page - Mitel Networks Corporation MT9161B Datasheet HTML 5Page - Mitel Networks Corporation MT9161B Datasheet HTML 6Page - Mitel Networks Corporation MT9161B Datasheet HTML 7Page - Mitel Networks Corporation MT9161B Datasheet HTML 8Page - Mitel Networks Corporation MT9161B Datasheet HTML 9Page - Mitel Networks Corporation MT9161B Datasheet HTML 10Page - Mitel Networks Corporation MT9161B Datasheet HTML 11Page - Mitel Networks Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 30 page
background image
Advance Information
MT9160B/61B
85
supports a strobed data interface found on many
standard Codec devices. This interface is commonly
referred to as Simple Serial Interface (SSI). The
combination of ST-BUS and SSI provides a Flexible
Digital Interface (FDI) capable of supporting all Mitel
basic rate transmission devices as well as many
other 2B+D transceivers.
The required mode of operation is selected via the
CSL2-0 control bits (Control Register 2, address
04h). Pin definitions alter dependent upon the
operational mode selected, as described in the
following
subsections
as
well
as
in
the
Pin
Description tables.
Quiet Code
The FDI can be made to send quiet code to the
decoder and receive filter path by setting the RxMute
bit high. Likewise, the FDI will send quiet code in the
transmit path when the TxMute bit is high. Both of
these control bits reside in Control Register 1 at
address 03h. When either of these bits are low their
respective paths function normally. The -Zero entry
of Table 1 is used for the quiet code definition.
ST-BUS Mode
The ST-BUS consists of output (DSTo) and input
(DSTi) serial data streams, in FDI these are named
Dout and Din respectively, a synchronous clock input
signal CLOCKin (C4i), and a framing pulse input
(F0i). These signals are direct connections to the
corresponding pins of Mitel basic rate devices. The
CSL2, CSL1 and CSL0 bits are set to 1 for ST-BUS
operation.
The data streams operate at 2048 kb/s and are Time
Division Multiplexed into 32 identical channels of 64
kb/s bandwidth. A frame pulse (a 244 nSec low going
pulse) is used to separate the continuous serial data
streams into the 32 channel TDM frames. Each
frame has a 125
µSecond period translating into an 8
kHz frame rate. A valid frame begins when F0i is
logic low coincident with a falling edge of C4i. Refer
to figure 11 for detailed ST-BUS timing. C4i has a
frequency (4096 kHz) which is twice the data rate.
This clock is used to sample the data at the 3/4
bit-cell position on DSTi and to make data available
on DSTo at the start of the bit-cell. C4i is also used to
clock the MT9160B/61B internal functions (i.e.,
Filter/Codec, Digital gain and tone generation) and to
provide the channel timing requirements.
The MT9160B/61B uses only the first four channels
of the 32 channel frame. These channels are always
defined, beginning with Channel 0 after the frame
pulse, as shown in Figure 6 (ST-BUS channel
assignments). The MT9161B provides a delayed
frame pulse (F0od), 4 channels after the input frame
pulse.
The first two (D & C) Channels are enabled for use
by the DEN and CEN bits respectively, (Control
Register 2, address 04h). ISDN basic rate service
(2B+D) defines a 16 kb/s signalling (D) Channel. The
MT9160B/61B supports transparent access to this
signalling channel. ST-BUS basic rate transmission
devices, which may not employ a microport, provide
access to their internal control/status registers
through the ST-BUS Control (C) Channel. The
MT9160B/61B supports microport access to this
C-Channel.
DEN - D-Channel
In ST-BUS mode access to the D-Channel (transmit
and receive) data is provided through an 8-bit read/
write register (address 06h). D-Channel data is
accumulated in, or transmitted from this register at
the rate of 2 bits/frame for 16 kb/s operation (1 bit/
frame for 8 kb/s operation). Since the ST-BUS is
asynchronous, with respect to the microport, valid
access to this register is controlled through the use
of an interrupt (IRQ) output. D-Channel access is
enabled via the (DEn) bit.
Figure 6 - ST-BUS Channel Assignment
F0i
DSTi,
DSTo
LSB first
for D-
Channel
MSB first for C, B1- & B2-
Channels
CHANNEL 0
D-channel
CHANNEL 1
C-channel
CHANNEL 2
B1-channel
CHANNEL 3
B2-channel
CHANNELS 4-31
Not Used
125
µs
F0od


Similar Part No. - MT9161B

ManufacturerPart #DatasheetDescription
logo
Zarlink Semiconductor I...
MT9161B ZARLINK-MT9161B Datasheet
422Kb / 30P
   5 Volt Multi-Featured Codec (MFC)
MT9161BE ZARLINK-MT9161BE Datasheet
422Kb / 30P
   5 Volt Multi-Featured Codec (MFC)
MT9161BN ZARLINK-MT9161BN Datasheet
422Kb / 30P
   5 Volt Multi-Featured Codec (MFC)
MT9161BS ZARLINK-MT9161BS Datasheet
422Kb / 30P
   5 Volt Multi-Featured Codec (MFC)
More results

Similar Description - MT9161B

ManufacturerPart #DatasheetDescription
logo
Mitel Networks Corporat...
MT9160B MITEL-MT9160B Datasheet
13Kb / 2P
   ISO2-CMOS 5 Volt Multi-Featured Codec (MFC)
MT9160 MITEL-MT9160 Datasheet
402Kb / 28P
   ISO2-CMOS 5 Volt Multi-Featured Codec (MFC)
MT91L60 MITEL-MT91L60 Datasheet
166Kb / 20P
   ISO2-CMOS 3 Volt Multi-Featured Codec (MFC)
MT91L61 MITEL-MT91L61 Datasheet
146Kb / 32P
   ISO2-CMOS 3 Volt Multi-Featured Codec (MFC)
logo
Zarlink Semiconductor I...
MT9161B ZARLINK-MT9161B Datasheet
422Kb / 30P
   5 Volt Multi-Featured Codec (MFC)
MT91L61 ZARLINK-MT91L61 Datasheet
529Kb / 33P
   3 Volt Multi-Featured Codec (MFC)
logo
Mitel Networks Corporat...
MT9162 MITEL-MT9162 Datasheet
83Kb / 17P
   ISO2-CMOS 5 Volt Single Rail Codec
MT91L62 MITEL-MT91L62 Datasheet
79Kb / 17P
   ISO2-CMOS 3 Volt Single Rail Codec
MT8960 MITEL-MT8960 Datasheet
324Kb / 22P
   ISO2-CMOS Integrated PCM Filter Codec
logo
Zarlink Semiconductor I...
MT9162 ZARLINK-MT9162 Datasheet
569Kb / 22P
   5 Volt Single Rail Codec
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com