Electronic Components Datasheet Search
Selected language     English  ▼


LA72702NV Datasheet(PDF) 9 Page - ON Semiconductor

Part No. LA72702NV
Description  BTSC Decoder
Download  10 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ONSEMI [ON Semiconductor]
Homepage  http://www.onsemi.com
Logo 

 
 9 page
background image
LA72702NV
No.A0979-9/10
Continued from preceding page.
Pin No.
Pin Name
Function
DC: voltage
AC: level
Equivalent Circuit
24
PCPTFILT
Pilot level detect for ST PLL filter
DC: 2.4V
I
2C BUS Serial Interface Specification
(1) Data transfer manual
This IC adopts control method (I
2C-BUS) with serial data, and controlled by two terminals which called SCL (serial
clock) and SDA (serial data).At first, set up
*1 the condition of starting data transfer, and after that, input 8 bit data to
SDA terminal with synchronized SCL terminal clock. The order of transferring is first, MSB (the Most Scale of Bit),
and save the order. The 9th bit takes ACK (Acknowledge) period, during SCL terminal takes ‘H’, this IC pull down the
SDA terminal. After transferred the necessary data, two terminals lead to set up and of
*2 data transfer stop condition,
thus the transfer comes to close.
*1 Defined by SCL rise down SDA during ‘H’ period.
*2 Defined by SCL rise up SDA during ‘H’ period.
(2) Transfer data format
After transfer start condition, transfers slave address (1000 000*) to SDA terminal, control data, then, stop condition
(See figure 1).
Slave address is made up of 7bits,
*38th bit shows the direction of transferring data, if it is ‘L’ takes write mode (As this
IC side, this is input operation mode), and in case of ‘H’ reading mode (As this IC side, this is output operation mode).
Data works with all of bit, transfer the stop condition before stop 8bit transfer, and to stop transfer, it will be canceled
the transfer dates.
*3 It is called R/W bit.
Fig.1 DATA STRUCTURE “WRITE” mode
START Condition
Slave Address
R/W
L
ACK
Control data
ACK
STOP condition
Fig.2 DATA STRUCTURE “READ” mode
START condition
Slave Address
R/W
H
ACK
Internal Data *
ACK
STOP condition
∗ The output data synchronizes with the clock of SCL pin. Then, the ACK output is made after the output data.
bit8 is result of STERO DET (H : STEREO)
bit7 is result of SAP DET (H : SAP)
bit6 to bit1 are fixed to ‘L’
(3) Initialize
This IC is initialized for circuit protection. Initial condition is “0 (All bits) ”.
24
40k
Ω
40k
Ω
160k
Ω
1k
Ω




Html Pages

1  2  3  4  5  6  7  8  9  10 


Datasheet Download




Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com 2003 - 2017    


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl