Electronic Components Datasheet Search |
|
MN103SL7 Datasheet(PDF) 4 Page - Panasonic Semiconductor |
|
MN103SL7 Datasheet(HTML) 4 Page - Panasonic Semiconductor |
4 / 9 page Ver. AEM MN103SL7 Series 4 Features (continued) Interrupts (continued) <DMA> DMA0 transfer end interrupt DMA0 request after DMA transfer end interrupt DMA0 transfer request overflow interrupt DMA1 transfer end interrupt DMA1 request after DMA transfer end interrupt DMA1 transfer request overflow interrupt External interrupts : 8 interrupts External interrupt pins : From IRQ00 to IRQ07 Interrupt detection condition : Each edge, both edges, high-level and low-level detection Each interrupt detection condition is able to filtering with the noise filter Timer Counter 8-bit timer 8 sets 16-bit timer 3 sets Timer 0 (8-bit timer) Interval timer, Timer pulse output, Event count, Baud rate timer Count clock source: IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM0IO pin input, Timer 1 underflow, Timer 2 underflow Timer 1 (8-bit timer) Interval timer, Timer pulse output, Event count, Baud rate timer, Cascade connection Count clock source: IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM1IO pin input, Timer 0 underflow, Timer 2 underflow Timer 2 (8-bit timer) Interval timer, Baud rate timer, Cascade connection Count clock source: IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, Timer 0 underflow, Timer 1 underflow Timer 3 (8-bit timer) Interval timer, Baud rate timer, Cascade connection Count clock source: IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, Timer 0 underflow, Timer 1 underflow, Timer 2 underflow Timer 4 (8-bit timer) Interval timer, Timer pulse output, Event count Count clock source: IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM4IO pin input, Timer 5 underflow, Timer 6 underflow Timer 5 (8-bit timer) Interval timer, Timer pulse output, Event count, Cascade connection Count clock source: IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM5IO pin input, Timer 4 underflow, Timer 6 underflow Timer 6 (8-bit timer) Interval timer, Timer pulse output, Event count, Cascade connection Count clock source: IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM6IO pin input, Timer 4 underflow, Timer 5 underflow Timer 7 (8-bit timer) Interval timer, Timer pulse output, Event count, Cascade connection Count clock source: IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM7IO pin input, Timer 4 underflow, Timer 5 underflow, Timer 6 underflow |
Similar Part No. - MN103SL7 |
|
Similar Description - MN103SL7 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |