Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CXK77P18E160GB-4E Datasheet(PDF) 1 Page - Sony Corporation

Part # CXK77P18E160GB-4E
Description  16Mb LW R-L HSTL High Speed Synchronous SRAMs (512K x 36 or 1M x 18)
Download  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SONY [Sony Corporation]
Direct Link  http://www.sony.co.jp
Logo SONY - Sony Corporation

CXK77P18E160GB-4E Datasheet(HTML) 1 Page - Sony Corporation

  CXK77P18E160GB-4E Datasheet HTML 1Page - Sony Corporation CXK77P18E160GB-4E Datasheet HTML 2Page - Sony Corporation CXK77P18E160GB-4E Datasheet HTML 3Page - Sony Corporation CXK77P18E160GB-4E Datasheet HTML 4Page - Sony Corporation CXK77P18E160GB-4E Datasheet HTML 5Page - Sony Corporation CXK77P18E160GB-4E Datasheet HTML 6Page - Sony Corporation CXK77P18E160GB-4E Datasheet HTML 7Page - Sony Corporation CXK77P18E160GB-4E Datasheet HTML 8Page - Sony Corporation CXK77P18E160GB-4E Datasheet HTML 9Page - Sony Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 25 page
background image
16Mb LW R-L and 8Mb LW R-L w/ EC, rev 1.1
1 / 25
March 2, 2001
CXK77P36E160GB / CXK77P18E160GB
SONY®
4/42/43/44
16Mb LW R-L HSTL High Speed Synchronous SRAMs (512K x 36 or 1M x 18)
8Mb LW R-L w/ EC HSTL High Speed Synchronous SRAMs (256K x 36 or 512K x 18)
Preliminary
Description
Features
4 Speed Bins
Cycle Time / Access Time
-4
(-4A) (-4B)
4.0ns / 3.9ns (3.8ns) (3.7ns)
-42 (-42A) (-42B)
4.2ns / 4.2ns (4.1ns) (4.0ns)
-43 (-43A) (-43B)
4.3ns / 4.5ns (4.4ns) (4.3ns)
-44
4.4ns / 4.7ns
• Single 3.3V power supply (VDD): 3.3V ± 5%
• Dedicated output supply voltage (VDDQ): 1.9V typical
• HSTL-compatible I/O interface with dedicated input reference voltage (VREF): 0.85V typical
• Register - Latch (R-L) read operations
• Late Write (LW) write operations
• Conventional 16Mb or Error-Correcting (EC) 8Mb mode of operation, selectable via dedicated mode pin (M2)
• Full read/write coherency
• Byte Write capability
• One cycle deselect
• Differential input clocks (K/K)
• Programmable impedance output drivers
• Sleep (power down) mode via dedicated mode pin (ZZ)
• JTAG boundary scan (subset of IEEE standard 1149.1)
• 119 pin (7x17), 1.27mm pitch, 14mm x 22mm Ball Grid Array (BGA) package
The CXK77P36E160GB (organized as 524,288 words by 36 bits) and the CXK77P18E160GB (organized as 1,048,576 words
by 18 bits) are high speed CMOS synchronous static RAMs with common I/O pins. These synchronous SRAMs integrate input
registers, high speed RAM, output latches, and a one-deep write buffer onto a single monolithic IC. Register - Latch (R-L) read
operations and Late Write (LW) write operations are supported, providing a high-performance user interface.
Two distinct R-L modes of operation are supported, selectable via the M2 mode pin. When M2 is “high”, these devices function
as conventional 16Mb R-L SRAMs, and pin 2B functions as a conventional SA address input. When M2 is “low”, these devices
function as Error-Correcting (EC) 8Mb R-L SRAMs, and pin 2B is ignored.
When Error-Correcting 8Mb R-L mode is selected, the SRAM is divided into two banks internally - a “primary” bank and a
“secondary” bank. During write operations, input data is ultimately written to both banks internally (through one stage of write
pipelining). During read operations, data is read from both banks internally, and each byte of primary bank data is individually
parity-checked. If the parity of a particular byte of primary data is correct (that is, “odd”), it is driven valid externally. If the
parity of a particular byte of primary data is incorrect (that is, “even”), it is discarded, and the corresponding byte of secondary
bank data is driven valid externally. Primary / secondary bank data selection is performed on each data byte independently.
Data read from the secondary bank is NOT parity-checked.
Data read from the write buffer is NOT parity-checked.
All address and control input signals except ZZ (Sleep Mode) are registered on the rising edge of K (Input Clock).
During read operations, output data is driven valid from the falling edge of K, one half clock cycle after the address is registered.
During write operations, input data is registered on the rising edge of K, one full clock cycle after the address is registered.
The output drivers are series terminated, and the output impedance is programmable through an external impedance matching
resistor RQ. By connecting RQ between ZQ and VSS, the output impedance of all DQ pins can be precisely controlled.
Sleep (power down) mode control is provided through the asynchronous ZZ input. 250 MHz operation is obtained from a single
3.3V power supply. JTAG boundary scan interface is provided using a subset of IEEE standard 1149.1 protocol.


Similar Part No. - CXK77P18E160GB-4E

ManufacturerPart #DatasheetDescription
logo
Sony Corporation
CXK77B1810AGB SONY-CXK77B1810AGB Datasheet
82Kb / 4P
   High Speed Bi-CMOS Synchronous Static RAM
CXK77B1810AGB-5 SONY-CXK77B1810AGB-5 Datasheet
82Kb / 4P
   High Speed Bi-CMOS Synchronous Static RAM
CXK77B1810AGB-6 SONY-CXK77B1810AGB-6 Datasheet
82Kb / 4P
   High Speed Bi-CMOS Synchronous Static RAM
CXK77B3610GB- SONY-CXK77B3610GB- Datasheet
199Kb / 16P
   High Speed Bi-CMOS Synchronous Static RAM
CXK77B3610GB-6 SONY-CXK77B3610GB-6 Datasheet
199Kb / 16P
   High Speed Bi-CMOS Synchronous Static RAM
More results

Similar Description - CXK77P18E160GB-4E

ManufacturerPart #DatasheetDescription
logo
GSI Technology
GS8161E18BT GSI-GS8161E18BT Datasheet
1Mb / 35P
   1M x 18, 512K x 36, 512K x 36 18Mb Sync Burst SRAMs
GS8161E18BT-V GSI-GS8161E18BT-V Datasheet
1Mb / 35P
   1M x 18, 512K x 36, 512K x 36 18Mb Sync Burst SRAMs
logo
Sony Corporation
CXK77K36R320GB SONY-CXK77K36R320GB Datasheet
177Kb / 22P
   32Mb LW R-R HSTL High Speed Synchronous SRAM (1Mb x 36)
CXK77K18R320GB SONY-CXK77K18R320GB Datasheet
198Kb / 23P
   32Mb LW R-R HSTL High Speed Synchronous SRAM (2Mb x 18)
logo
GSI Technology
GS8160E18T GSI-GS8160E18T Datasheet
622Kb / 25P
   1M x 18, 512K x 36 18Mb Sync Burst SRAMs
GS8160V18AT GSI-GS8160V18AT Datasheet
489Kb / 24P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816018DGT-250I GSI-GS816018DGT-250I Datasheet
255Kb / 25P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816018BT GSI-GS816018BT Datasheet
925Kb / 24P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS8160F18T GSI-GS8160F18T Datasheet
544Kb / 22P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS8160E18BT-V GSI-GS8160E18BT-V Datasheet
926Kb / 23P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com