Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CDCLVC1310 Datasheet(PDF) 4 Page - Texas Instruments

Part # CDCLVC1310
Description  Ten-Output Low-Jitter Low-Power Clock Buffer and Level Translator
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

CDCLVC1310 Datasheet(HTML) 4 Page - Texas Instruments

  CDCLVC1310_14 Datasheet HTML 1Page - Texas Instruments CDCLVC1310_14 Datasheet HTML 2Page - Texas Instruments CDCLVC1310_14 Datasheet HTML 3Page - Texas Instruments CDCLVC1310_14 Datasheet HTML 4Page - Texas Instruments CDCLVC1310_14 Datasheet HTML 5Page - Texas Instruments CDCLVC1310_14 Datasheet HTML 6Page - Texas Instruments CDCLVC1310_14 Datasheet HTML 7Page - Texas Instruments CDCLVC1310_14 Datasheet HTML 8Page - Texas Instruments CDCLVC1310_14 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 30 page
background image
CDCLVC1310
SCAS917E – JULY 2011 – REVISED JANUARY 2014
www.ti.com
PIN FUNCTIONS
PIN
I/O
TYPE
DESCRIPTION
NAME
NO(s)
4, 9, 15,
16, 21,
GND
PWR
Analog
Power-supply ground
25, 26,
32
IN_SEL0,
30, 29
I
Digital
Input-clock selection (pulldown of 150 k
Ω)
IN_SEL1
OE
31
I
Digital
LVCMOS output enable (pulldown of 150 k
Ω)
Inverting differential primary reference input, internally biased to Vdd / 2 (pullup or
PRI_INN
14
I
Analog
pulldown of 150 k
Ω)
PRI_INP
13
I
Analog
Non-inverting differential or single-ended primary reference input (pulldown of 150 k
Ω)
Inverting differential secondary reference input, internally biased to Vdd / 2 (pullup or
SEC_INN
27
I
Analog
pulldown of 150 k
Ω)
SEC_INP
28
I
Analog
Non-inverting differential or single-ended secondary reference input (pulldown of 150 k
Ω)
VDD
10
PWR
Analog
Power-supply pins
2, 6, 19,
VDDO
PWR
Analog
I/O power-supply pins
23
XIN
11
I
Analog
Crystal-oscillator input or XTAL bypass mode
XOUT
12
I
Analog
Crystal-oscillator output
Y0
1
O
Analog
LVCMOS output 0
Y1
3
O
Analog
LVCMOS output 1
Y2
5
O
Analog
LVCMOS output 2
Y3
7
O
Analog
LVCMOS output 3
Y4
8
O
Analog
LVCMOS output 4
Y5
17
O
Analog
LVCMOS output 5
Y6
18
O
Analog
LVCMOS output 6
Y7
20
O
Analog
LVCMOS output 7
Y8
22
O
Analog
LVCMOS output 8
Y9
24
O
Analog
LVCMOS output 9
Table 1. Input Selection
IN_SEL1
IN_SEL0
INPUT CHOSEN
0
0
PRI_IN
0
1
SEC_IN
1
0
XTAL or overdrive(1)
1
1
XTAL bypass(2)
(1)
This mode is for XTAL input or overdrive of XTAL oscillator with
LVCMOS input. For characteristics; see LVCMOS OUTPUT
CHARACTERISTICS.
(2)
This mode is only XTAL bypass. For characteristics, see LVCMOS
OUTPUT CHARACTERISTICS.
Table 2. INPUT/OUTPUT OPERATION(1)
INPUT STATE
OUTPUT STATE
PRI_INx, SEC_INx open
Logic LOW
PRI_INP, SEC_INP = HIGH,
Logic HIGH
PRI_INN, SEC_INN = LOW
PRI_INP, SEC_INP = LOW,
Logic LOW
PRI_INN, SEC_INN = HIGH
(1)
Device must have switching edge to obtain output states.
4
Submit Documentation Feedback
Copyright © 2011–2014, Texas Instruments Incorporated
Product Folder Links: CDCLVC1310


Similar Part No. - CDCLVC1310_14

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
CDCLVC1310RHBR TI1-CDCLVC1310RHBR Datasheet
1Mb / 28P
[Old version datasheet]   Ten-Output Low-Jitter Low-Power Clock Buffer
More results

Similar Description - CDCLVC1310_14

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
CDCLVC1310 TI1-CDCLVC1310 Datasheet
1Mb / 28P
[Old version datasheet]   Ten-Output Low-Jitter Low-Power Clock Buffer
LMK00304 TI1-LMK00304_16 Datasheet
2Mb / 39P
[Old version datasheet]   3-GHz 4-Output Ultra-Low Additive Jitter Differential Clock Buffer/Level Translator
LMK00308 TI1-LMK00308_16 Datasheet
2Mb / 42P
[Old version datasheet]   3-GHz 8-Output Ultra-Low Additive Jitter Differential Clock Buffer/Level Translator
LMK00301 TI1-LMK00301_17 Datasheet
2Mb / 39P
[Old version datasheet]   3-GHz 10-Output Ultra-Low Additive Jitter Differential Clock Buffer/Level Translator
LMK00105 TI1-LMK00105_14 Datasheet
1Mb / 30P
[Old version datasheet]   Ultra-Low Jitter LVCMOS Fanout Buffer and Level Translator
logo
Microsemi Corporation
ZL40241 MICROSEMI-ZL40241 Datasheet
745Kb / 23P
   Ten LVCMOS Output Low Additive Jitter Fanout Buffer
October 2018
logo
Silicon Laboratories
SI5330A-A00200-GM SILABS-SI5330A-A00200-GM Datasheet
158Kb / 20P
   1.8/2.5/3.3 V LOW-JITTER, LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATOR
logo
Texas Instruments
LMK00306 TI1-LMK00306_16 Datasheet
2Mb / 39P
[Old version datasheet]   3-GHz 6-Output Ultra-Low Additive Jitter Differential Clock Buffer/Level Translator
logo
Skyworks Solutions Inc.
SI5330 SKYWORKS-SI5330 Datasheet
1Mb / 22P
   1.8/2.5/3.3 V LOW-JITTER, LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATOR
Rev. 1.2
logo
Microsemi Corporation
ZL40240 MICROSEMI-ZL40240 Datasheet
1Mb / 34P
   Ten LVCMOS Output Low Additive Jitter Fanout Buffer
February 2017
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com