Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CDCP1803RGET Datasheet(PDF) 10 Page - Texas Instruments

Click here to check the latest version.
Part # CDCP1803RGET
Description  1:3 LVPECL CLOCK BUFFER
Download  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

CDCP1803RGET Datasheet(HTML) 10 Page - Texas Instruments

Back Button CDCP1803RGET Datasheet HTML 6Page - Texas Instruments CDCP1803RGET Datasheet HTML 7Page - Texas Instruments CDCP1803RGET Datasheet HTML 8Page - Texas Instruments CDCP1803RGET Datasheet HTML 9Page - Texas Instruments CDCP1803RGET Datasheet HTML 10Page - Texas Instruments CDCP1803RGET Datasheet HTML 11Page - Texas Instruments CDCP1803RGET Datasheet HTML 12Page - Texas Instruments CDCP1803RGET Datasheet HTML 13Page - Texas Instruments CDCP1803RGET Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 25 page
background image
I − Load − mA
0.0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
−5
0
5
10
15
20
25
30
35
VDD = 3.3 V
G004
CDCP1803
SCAS727F – NOVEMBER 2003 – REVISED DECEMBER 2013
www.ti.com
CONTROL INPUT CHARACTERISTICS
over recommended operating free-air temperature range
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
tsu
Setup time, S0, S1, S2, and EN terminals before clock IN
25
ns
th
Hold time, S0, S1, S2, and EN terminals after clock IN
0
ns
Time between latching the EN low transition and when all
t(disable)
outputs are disabled (how much time is required until the
10
ns
outputs turn off)
Time between latching the EN low-to-high transition and when
t(enable)
outputs are enabled based on control settings (how much time
1
μs
passes before the outputs carry valid signals)
Rpullup
Internal pullup resistor on S[2:0] and EN input
42
60
78
k
VIH(H)
Three-level input high, S0, S1, S2, and EN terminals(1)
0.9 VDD
V
VIL(L)
Three-level low, S0, S1, S2, and EN terminals
0.1 VDD
V
IIH
VI = VDD
–5
μA
Input current, S0, S1, S2, and EN terminals
IIL
VI = GND
38
85
μA
(1)
Leaving this terminal floating automatically pulls the logic level high to VDD through an internal pullup resistor of 60 kΩ.
BIAS VOLTAGE VBB
over operating free-air temperature range
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VBB
Output reference voltage
VDD = 3 V–3.6 V, IBB = –0.2 mA
VDD – 1.4
VDD – 1.2
V
OUTPUT REFERENCE VOLTAGE (VBB)
vs
LOAD
Figure 5.
10
Submit Documentation Feedback
Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links :CDCP1803


Similar Part No. - CDCP1803RGET

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
CDCP1803 TI-CDCP1803 Datasheet
308Kb / 19P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
CDCP1803-EP TI1-CDCP1803-EP Datasheet
595Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
CDCP1803MRGETEP TI1-CDCP1803MRGETEP Datasheet
595Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
More results

Similar Description - CDCP1803RGET

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
CDCP1803 TI-CDCP1803 Datasheet
308Kb / 19P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
CDCP1803-EP TI1-CDCP1803-EP Datasheet
595Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
logo
Integrated Device Techn...
85352 IDT-85352 Datasheet
358Kb / 20P
   LVPECL Clock Buffer
logo
Pericom Semiconductor C...
PI6C4911504D2 PERICOM-PI6C4911504D2 Datasheet
1Mb / 14P
   LVPECL Clock Buffer
logo
Asahi Kasei Microsystem...
AK8181A AKM-AK8181A Datasheet
253Kb / 8P
   3.3V LVPECL 1:4 Clock Fanout Buffer
logo
Dialog Semiconductor
SLG3SY3952 DIALOG-SLG3SY3952 Datasheet
117Kb / 10P
   1:3 Clock Buffer
logo
Silicon Laboratories
SI53321 SILABS-SI53321 Datasheet
1Mb / 28P
   1:10 LOW JITTER LVPECL CLOCK BUFFER
SI53322 SILABS-SI53322 Datasheet
1Mb / 22P
   1:2 LOW JITTER LVPECL CLOCK BUFFER
SI53320 SILABS-SI53320 Datasheet
1Mb / 25P
   1:5 LOW JITTER LVPECL CLOCK BUFFER
logo
Asahi Kasei Microsystem...
AK8181C AKM-AK8181C Datasheet
446Kb / 8P
   3.3V LVPECL 1:2 Clock Fanout Buffer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com