Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CDCP1803RGETG4 Datasheet(PDF) 7 Page - Texas Instruments

Click here to check the latest version.
Part # CDCP1803RGETG4
Description  1:3 LVPECL CLOCK BUFFER
Download  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

CDCP1803RGETG4 Datasheet(HTML) 7 Page - Texas Instruments

Back Button CDCP1803RGETG4 Datasheet HTML 3Page - Texas Instruments CDCP1803RGETG4 Datasheet HTML 4Page - Texas Instruments CDCP1803RGETG4 Datasheet HTML 5Page - Texas Instruments CDCP1803RGETG4 Datasheet HTML 6Page - Texas Instruments CDCP1803RGETG4 Datasheet HTML 7Page - Texas Instruments CDCP1803RGETG4 Datasheet HTML 8Page - Texas Instruments CDCP1803RGETG4 Datasheet HTML 9Page - Texas Instruments CDCP1803RGETG4 Datasheet HTML 10Page - Texas Instruments CDCP1803RGETG4 Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 25 page
background image
CDCP1803
www.ti.com
SCAS727F – NOVEMBER 2003 – REVISED DECEMBER 2013
ELECTRICAL CHARACTERISTICS (continued)
over operating free-air temperature range (unless otherwise noted)
LVPECL OUTPUT DRIVER Y[2:0], Y[2:0]
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
fclk
Output frequency, see Figure 3.
0
800
MHz
VOH
High-level output voltage
Termination with 50
Ω to VDD – 2 V
VDD – 1.18
VDD – 0.81
V
VOL
Low-level output voltage
Termination with 50
Ω to VDD – 2 V
VDD – 1.98
VDD – 1.55
V
Output voltage swing between Y and Y,
VO
Termination with 50
Ω to VDD – 2 V
500
mV
see Figure 3.
IOZL
VDD = 3.6 V, VO = 0 V
5
Output 3-state current
μA
IOZH
VDD = 3.6 V, VO = VDD – 0.8 V
10
tr/tf
Rise and fall times
20% to 80% of VOUTPP, see Figure 7.
200
350
ps
Output skew between any LVPECL
tskpecl(o)
See Note A in Figure 6.
15
30
ps
output Y[2:0] and Y[2:0]
Crossing point-to-crossing point
tDuty
Output duty-cycle distortion(1)
–50
50
ps
distortion
tsk(pp)
Part-to-part skew
Any Y, see Note B in Figure 6.
50
300
ps
CO
Output capacitance
VO = VDD or GND
1
pF
LOAD
Expected output load
50
(1)
For an 800-MHz signal, the 50-ps error would result in a duty cycle distortion of ±4% when driven by an ideal clock input signal.
LVPECL INPUT-TO-LVPECL OUTPUT PARAMETERS
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
tpd(lh)
Propagation delay, rising edge
VOX to VOX
320
600
ps
tpd(hl)
Propagation delay, falling edge
VOX to VOX
320
600
ps
tsk(p)
LVPECL pulse skew
VOX to VOX, see Note C in Figure 6.
100
ps
JITTER CHARACTERISTICS
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
JITTER CHARACTERISTICS
12 kHz to 20 MHz,
fout = 250 MHz to 800 MHz,
0.15
divide-by-1 mode
Additive phase jitter from input to
tjitterLVPECL
ps rms
LVPECL output Y[2:0], see Figure 2.
50 kHz to 40 MHz,
fout = 250 MHz to 800 MHz,
0.25
divide-by-1 mode
Copyright © 2003–2013, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links :CDCP1803


Similar Part No. - CDCP1803RGETG4

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
CDCP1803 TI-CDCP1803 Datasheet
308Kb / 19P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
CDCP1803-EP TI1-CDCP1803-EP Datasheet
595Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
CDCP1803MRGETEP TI1-CDCP1803MRGETEP Datasheet
595Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
More results

Similar Description - CDCP1803RGETG4

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
CDCP1803 TI-CDCP1803 Datasheet
308Kb / 19P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
CDCP1803-EP TI1-CDCP1803-EP Datasheet
595Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
logo
Integrated Device Techn...
85352 IDT-85352 Datasheet
358Kb / 20P
   LVPECL Clock Buffer
logo
Pericom Semiconductor C...
PI6C4911504D2 PERICOM-PI6C4911504D2 Datasheet
1Mb / 14P
   LVPECL Clock Buffer
logo
Asahi Kasei Microsystem...
AK8181A AKM-AK8181A Datasheet
253Kb / 8P
   3.3V LVPECL 1:4 Clock Fanout Buffer
logo
Dialog Semiconductor
SLG3SY3952 DIALOG-SLG3SY3952 Datasheet
117Kb / 10P
   1:3 Clock Buffer
logo
Silicon Laboratories
SI53321 SILABS-SI53321 Datasheet
1Mb / 28P
   1:10 LOW JITTER LVPECL CLOCK BUFFER
SI53322 SILABS-SI53322 Datasheet
1Mb / 22P
   1:2 LOW JITTER LVPECL CLOCK BUFFER
SI53320 SILABS-SI53320 Datasheet
1Mb / 25P
   1:5 LOW JITTER LVPECL CLOCK BUFFER
logo
Asahi Kasei Microsystem...
AK8181C AKM-AK8181C Datasheet
446Kb / 8P
   3.3V LVPECL 1:2 Clock Fanout Buffer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com