 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
DLPC300ZVB Datasheet(PDF) 9 Page - Texas Instruments |
|
|
||||||||||||||||||||||||||||||
DLPC300ZVB Datasheet(HTML) 9 Page - Texas Instruments |
|
|
9 / 51 page  DLPC300 www.ti.com DLPS023C – JANUARY 2012 – REVISED AUGUST 2015 Pin Functions (continued) PIN I/O I/O CLK SYSTEM DESCRIPTION POWER TYPE NAME NO. WHITE POINT CORRECTION LIGHT SENSOR I/F Successive approximation ADC comparator output (DLPC300 input). Assumes a successive approximation ADC is implemented with a light sensor and/or thermocouple feeding CMP_OUT A6 VCC18 I1 Async one input of an external comparator and the other side of the comparator driven from the DLPC300 CMP_PWM pin. If not used, this signal should be pulled down to ground. Successive approximation comparator pulse-duration modulation input. Supplies a PWM signal to drive the CMP_PWM B7 VCC18 O14 Async successive approximation ADC comparator used in light-to- voltage light sensor applications. Should be left unconnected if this function is not used. Power control signal for the WPC light sensor and other analog support circuits using the DLPC300 ADC. Alternatively, it CMP_PWR P5 VCC18 B14 Async provides general-purpose I/O to the WPC microprocessor internal to the DLPC300. Should be left unconnected if not used. TRIGGER CONTROL OUTPUT_TRIGGER Trigger output. Indicates that a pattern or image is displayed on the screen and is ready to be captured. With an optional FPGA, this signal is connected to the FPGA trigger input. This signal is configured as output and driven low when the DLPR300 serial N9 VCC18 B18 Async flash PROM is loaded by the DLPC300, but the signal is not enabled. To enable this output, a write to I2C LED Enable and Buffer Control register. If not used, this signal should be pulled down to ground through an external resistor. PATTERN CONTROL PATTERN_INVERT Inverts the current 1-bit pattern held in the DLPC300 buffer. When used with an optional FPGA, this signal should be connected to DMC_TRC of the FPGA. This signal is configured as output and driven low when the DLPR300 serial flash PROM C7 VCC18 B18 Async is loaded by the DLPC300, but the signal is not enabled. To enable this output, a write to I2C LED Enable and Buffer Control register. If not used, this signal should be pulled down to ground through an external resistor. OPTIONAL FPGA BUFFER MANAGEMENT INTERFACES RD_BUF0 When not used with an optional FPGA, this signal should be pulled down to ground through an external resistor. When used with an optional FPGA, this signal should be connected to RD_PTR_SDC[0] of the FPGA. RD_BUFF1 and RD_BUFF0 indicate to the FPGA one of the four buffers currently in use. B6 This signal is configured as output and driven low when the DLPR300 serial flash PROM is loaded by the DLPC300, but the signal is not enabled. To enable this output, a write to I2C LED Enable and Buffer Control register. RD_BUF1/I2C_ADDR_SEL This signal is sampled when RESET is deasserted to choose between two predefined 7-bit I2C slave addresses. If I2C_ADDR_SEL signal is pulled-low, then the DLPC300's I2C slave address is 1Bh. If I2C_ADDR_SEL signal is pulled-high, then the DLPC300's I2C slave address is 1Dh. When used with an optional FPGA, this signal should be connected to R9 VCC18 B18 Async RD_PTR_SDC[1] of the FPGA. RD_BUFF1 and RD_BUFF0 indicate to the FPGA one of the four buffers currently in use. This signal is set to input upon deassertion of RESET and configured as output and driven low when the DLPR300 serial flash PROM is loaded by the DLPC300, but the signal is not enabled. To enable this output, a write to I2C LED Enable and Buffer Control register. BUFFER_SWAP When not used with an optional FPGA, this signal should be pulled down to ground through an external resistor. When used with an optional FPGA, this signal should be connected to BUFF_SWAP_SEQ of the FPGA. BUFFER_SWAP indicates to the FPGA when to advance the buffer. This signal is configured A8 as output and driven low when the DLPR300 serial flash PROM is loaded by the DLPC300, but the signal is not enabled. To enable this output, a write to I2C LED Enable and Buffer Control register. CONTROLLER MANUFACTURER TEST SUPPORT Copyright © 2012–2015, Texas Instruments Incorporated Submit Documentation Feedback 9 Product Folder Links: DLPC300 |
Similar Part No. - DLPC300ZVB |
|
Similar Description - DLPC300ZVB |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
