Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DP83867CSRGZT Datasheet(PDF) 4 Page - Texas Instruments

Click here to check the latest version.
Part # DP83867CSRGZT
Description  High Immunity, Small Form Factor 10/100/1000 Ethernet Physical Layer Transceiver
Download  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DP83867CSRGZT Datasheet(HTML) 4 Page - Texas Instruments

  DP83867CSRGZT Datasheet HTML 1Page - Texas Instruments DP83867CSRGZT Datasheet HTML 2Page - Texas Instruments DP83867CSRGZT Datasheet HTML 3Page - Texas Instruments DP83867CSRGZT Datasheet HTML 4Page - Texas Instruments DP83867CSRGZT Datasheet HTML 5Page - Texas Instruments DP83867CSRGZT Datasheet HTML 6Page - Texas Instruments DP83867CSRGZT Datasheet HTML 7Page - Texas Instruments DP83867CSRGZT Datasheet HTML 8Page - Texas Instruments DP83867CSRGZT Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 114 page
background image
DP83867CS, DP83867IS, DP83867E
SNLS504 – OCTOBER 2015
www.ti.com
Table 2. Pin Functions
PIN
TYPE(1)
DESCRIPTION
NAME
NUMBER
MAC INTERFACES (SGMII, RGMII)
TRANSMIT DATA Bit 3: This signal carries data from the MAC to the PHY in
TX_D3
25
I, PD
RGMII mode. It is synchronous to the transmit clock GTX_CLK.
TRANSMIT DATA Bit 2: This signal carries data from the MAC to the PHY in
TX_D2
26
I, PD
RGMII mode. It is synchronous to the transmit clock GTX_CLK.
Differential SGMII Data Input: This signal carries data from the MAC to the PHY
in SGMII mode. It is synchronous to the differential SGMII clock input.
SGMII_SIP
27
I, PD
This pin should be AC coupled to the MAC via a 0.1µF capacitor when
operating in SGMII mode.
TRANSMIT DATA Bit 1: This signal carries data from the MAC to the PHY in
TX_D1
27
I, PD
RGMII mode. It is synchronous to the transmit clock GTX_CLK.
Differential SGMII Data Input: This signal carries data from the MAC to the PHY
in SGMII mode. It is synchronous to the differential SGMII clock input.
SGMII_SIN
28
I, PD
This pin should be AC coupled to the MAC via a 0.1µF capacitor when
operating in SGMII mode.
TRANSMIT DATA Bit 0: This signal carries data from the MAC to the PHY in
TX_D0
28
I, PD
RGMII mode. It is synchronous to the transmit clock GTX_CLK.
RGMII TRANSMIT CLOCK: This continuous clock signal is sourced from the
GTX_CLK
29
I, PD
MAC layer to the PHY. Nominal frequency is 125 MHz.
RGMII RECEIVE CLOCK: Provides the recovered receive clocks for different
modes of operation:
2.5 MHz in 10 Mbps mode.
RX_CLK
32
O
25 MHz in 100 Mbps mode.
125 MHz in 1000 Mbps mode.
Differential SGMII Clock Output: This signal is a continuous 625MHz clock
signal driven by the PHY in SGMII mode.
SGMII_COP
33
S, O
This pin should be AC coupled to the MAC via a 0.1µF capacitor when
operating in SGMII mode.
RECEIVE DATA Bit 0: This signal carries data from the PHY to the MAC in
RX_D0
33
S, O, PD
RGMII mode. It is synchronous to the receive clock RX_CLK.
Differential SGMII Clock Output: This signal is a continuous 625MHz clock
signal driven by the MAC in SGMII mode.
SGMII_CON
34
S, O, PD
This pin should be AC coupled to the MAC via a 0.1µF capacitor when
operating in SGMII mode.
RECEIVE DATA Bit 1: This signal carries data from the PHY to the MAC in
RX_D1
34
O, PD
RGMII mode. It is synchronous to the receive clock RX_CLK.
Differential SGMII Data Output: This signal carries data from the PHY to the
MAC in SGMII mode. It is synchronous to the differential SGMII clock output.
SGMII_SOP
35
S, O, PD
This pin should be AC coupled to the MAC via a 0.1µF capacitor when
operating in SGMII mode.
RECEIVE DATA Bit 2: This signal carries data from the PHY to the MAC in
RX_D2
35
S, O, PD
RGMII mode. It is synchronous to the receive clock RX_CLK.
Differential SGMII Data Output: This signal carries data from the PHY to the
MAC in SGMII mode. It is synchronous to the differential SGMII clock output.
SGMII_SON
36
S, O, PD
This pin should be AC coupled to the MAC via a 0.1µF capacitor when
operating in SGMII mode.
(1)
The definitions below define the functionality of each pin.
(a) Type: I Input
(b) Type: O Output
(c) Type: I/O Input/Output
(d) Type: PD, PU Internal Pulldown/Pullup
(e) Type: S Configuration Pin
(f) Type: P Power or GND
(g) Type: A Analog pins
NOTE: Internal Pull-Up/Pull-Down resistors on the IO pins are disabled when the device enters functional mode after power up.
4
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated


Similar Part No. - DP83867CSRGZT

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
DP83867CR TI1-DP83867CR Datasheet
1Mb / 132P
[Old version datasheet]   DP83867IR/CR Robust, High Immunity 10/100/1000 Ethernet Physical Layer Transceiver
DP83867CRRGZ TI1-DP83867CRRGZ Datasheet
1Mb / 132P
[Old version datasheet]   DP83867IR/CR Robust, High Immunity 10/100/1000 Ethernet Physical Layer Transceiver
DP83867CRRGZR TI1-DP83867CRRGZR Datasheet
1Mb / 130P
[Old version datasheet]   High Immunity 10/100/1000 Ethernet Physical Layer Transceiver
DP83867CRRGZR TI1-DP83867CRRGZR Datasheet
1Mb / 132P
[Old version datasheet]   DP83867IR/CR Robust, High Immunity 10/100/1000 Ethernet Physical Layer Transceiver
DP83867CRRGZT TI1-DP83867CRRGZT Datasheet
1Mb / 130P
[Old version datasheet]   High Immunity 10/100/1000 Ethernet Physical Layer Transceiver
More results

Similar Description - DP83867CSRGZT

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
DP83867IR TI1-DP83867IR Datasheet
1Mb / 130P
[Old version datasheet]   High Immunity 10/100/1000 Ethernet Physical Layer Transceiver
DP83867IR TI1-DP83867IR_16 Datasheet
1Mb / 132P
[Old version datasheet]   DP83867IR/CR Robust, High Immunity 10/100/1000 Ethernet Physical Layer Transceiver
DP83869HM TI1-DP83869HM Datasheet
1Mb / 138P
[Old version datasheet]   High Immunity 10/100/1000 Ethernet Physical Layer Transceiver With Copper and Fiber Interface
logo
National Semiconductor ...
DP83865 NSC-DP83865_04 Datasheet
589Kb / 86P
   10/100/1000 Ethernet Physical Layer
DP83861VQM NSC-DP83861VQM Datasheet
741Kb / 88P
   Gig PHYTER 10/100/1000 Ethernet Physical Layer
DP83864 NSC-DP83864 Datasheet
48Kb / 4P
   DP83864 Quad GigPHYTER 10/100/1000 Ethernet Physical Layer
DP83865BVH NSC-DP83865BVH Datasheet
31Kb / 2P
   Gig PHYTER V 10/100/1000 Ethernet Physical Layer
logo
Texas Instruments
DP83825I TI1-DP83825I Datasheet
861Kb / 78P
[Old version datasheet]   Low Power 10/100 Mbps Ethernet Physical Layer Transceiver
DP83865DVH-NOPB TI1-DP83865DVH-NOPB Datasheet
628Kb / 88P
[Old version datasheet]   DP83865 Gig PHYTER V 10/100/1000 Ethernet Physical Layer
logo
National Semiconductor ...
DP83865 NSC-DP83865 Datasheet
591Kb / 86P
   DP83865 Gig PHYTER V 10/100/1000 Ethernet Physical Layer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com